Blame - arch/x86/cpu/ivybridge/Kconfig - filogic/uboot

blob: eec92df1bcf224068187e4d346a7fa75a660e5b0 [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	# SPDX-License-Identifier: GPL-2.0
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	2	#
				3	# From Coreboot src/northbridge/intel/sandybridge/Kconfig
				4	#
				5	# Copyright (C) 2010 Google Inc.
				6	#
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	7
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	8	config NORTHBRIDGE_INTEL_IVYBRIDGE
				9	bool
Simon Glass	d4e9074	2016-03-11 22:07:08 -0700	[diff] [blame]	10	select CACHE_MRC_BIN if HAVE_MRC
Bin Meng	d3935ff	2017-07-30 06:23:10 -0700	[diff] [blame]	11	imply HAVE_INTEL_ME
Bin Meng	1949a9a	2017-07-30 06:23:14 -0700	[diff] [blame]	12	imply ENABLE_MRC_CACHE
Bin Meng	73f5bc1	2017-07-30 19:24:02 -0700	[diff] [blame]	13	imply AHCI_PCI
Bin Meng	31dd76c	2017-07-30 06:23:18 -0700	[diff] [blame]	14	imply ICH_SPI
Bin Meng	ce9d1b0	2017-07-30 06:23:28 -0700	[diff] [blame]	15	imply INTEL_ICH6_GPIO
Bin Meng	31dd76c	2017-07-30 06:23:18 -0700	[diff] [blame]	16	imply SCSI
Tuomas Tynkkynen	edf9f62	2017-12-08 15:36:19 +0200	[diff] [blame]	17	imply SCSI_AHCI
Bin Meng	31dd76c	2017-07-30 06:23:18 -0700	[diff] [blame]	18	imply SPI_FLASH
Bin Meng	5b5d173	2017-07-30 06:23:27 -0700	[diff] [blame]	19	imply USB
				20	imply USB_EHCI_HCD
Bin Meng	e1c6d2c	2018-06-03 19:04:15 -0700	[diff] [blame]	21	imply USB_XHCI_HCD
Bin Meng	31dd76c	2017-07-30 06:23:18 -0700	[diff] [blame]	22	imply VIDEO_VESA
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	23
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	24	if NORTHBRIDGE_INTEL_IVYBRIDGE
				25
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	26	config DCACHE_RAM_BASE
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	27	default 0xff7e0000
				28
				29	config DCACHE_RAM_SIZE
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	30	default 0x20000
				31
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	32	config DCACHE_RAM_MRC_VAR_SIZE
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	33	default 0x4000
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	34
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	35	config CPU_SPECIFIC_OPTIONS
				36	def_bool y
				37	select SMM_TSEG
Simon Glass	268eefd	2014-11-12 22:42:28 -0700	[diff] [blame]	38	select X86_RAMTEST
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	39
				40	config SMM_TSEG_SIZE
				41	hex
				42	default 0x800000
				43
				44	config ENABLE_VMX
				45	bool "Enable VMX for virtualization"
				46	default n
				47	help
				48	Virtual Machine Extensions are provided in many x86 CPUs. These
				49	provide various facilities for allowing a host OS to provide an
				50	environment where potentially several guest OSes have only
				51	limited access to the underlying hardware. This is achieved
				52	without resorting to software trapping and/or instruction set
				53	emulation (which would be very slow).
				54
				55	Intel's implementation of this is called VT-x. This option enables
				56	VT-x this so that the OS that is booted by U-Boot can make use of
				57	these facilities. If this option is not enabled, then the host OS
				58	will be unable to support virtualisation, or it will run very
				59	slowly.
				60
Bin Meng	5dbe304	2016-02-17 00:16:21 -0800	[diff] [blame]	61	config FSP_ADDR
				62	hex
				63	default 0xfff80000
				64
				65	config FSP_USE_UPD
				66	bool
				67	default n
				68
Bin Meng	5afa22a	2016-02-17 00:16:25 -0800	[diff] [blame]	69	config FSP_BROKEN_HOB
				70	bool
				71	default y
				72
Simon Glass	0b36ecd	2014-11-12 22:42:07 -0700	[diff] [blame]	73	endif