blob: 82d5489a175323c812d57b8f29d2b4eaf7bbe7cf [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001# SPDX-License-Identifier: GPL-2.0
Simon Glass0b36ecd2014-11-12 22:42:07 -07002#
3# From Coreboot src/northbridge/intel/sandybridge/Kconfig
4#
5# Copyright (C) 2010 Google Inc.
6#
Simon Glass0b36ecd2014-11-12 22:42:07 -07007
Simon Glass0b36ecd2014-11-12 22:42:07 -07008config NORTHBRIDGE_INTEL_IVYBRIDGE
9 bool
Simon Glassd4e90742016-03-11 22:07:08 -070010 select CACHE_MRC_BIN if HAVE_MRC
Bin Mengd3935ff2017-07-30 06:23:10 -070011 imply HAVE_INTEL_ME
Bin Meng1949a9a2017-07-30 06:23:14 -070012 imply ENABLE_MRC_CACHE
Bin Meng73f5bc12017-07-30 19:24:02 -070013 imply AHCI_PCI
Bin Meng31dd76c2017-07-30 06:23:18 -070014 imply ICH_SPI
Bin Mengce9d1b02017-07-30 06:23:28 -070015 imply INTEL_ICH6_GPIO
Bin Meng31dd76c2017-07-30 06:23:18 -070016 imply SCSI
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +020017 imply SCSI_AHCI
Bin Meng31dd76c2017-07-30 06:23:18 -070018 imply SPI_FLASH
Bin Meng5b5d1732017-07-30 06:23:27 -070019 imply USB
20 imply USB_EHCI_HCD
Bin Meng31dd76c2017-07-30 06:23:18 -070021 imply VIDEO_VESA
Simon Glass0b36ecd2014-11-12 22:42:07 -070022
Simon Glass0b36ecd2014-11-12 22:42:07 -070023if NORTHBRIDGE_INTEL_IVYBRIDGE
24
Simon Glass0b36ecd2014-11-12 22:42:07 -070025config DCACHE_RAM_BASE
Simon Glass0b36ecd2014-11-12 22:42:07 -070026 default 0xff7e0000
27
28config DCACHE_RAM_SIZE
Simon Glass0b36ecd2014-11-12 22:42:07 -070029 default 0x20000
30
Simon Glass0b36ecd2014-11-12 22:42:07 -070031config DCACHE_RAM_MRC_VAR_SIZE
Simon Glass0b36ecd2014-11-12 22:42:07 -070032 default 0x4000
Simon Glass0b36ecd2014-11-12 22:42:07 -070033
Simon Glass0b36ecd2014-11-12 22:42:07 -070034config CPU_SPECIFIC_OPTIONS
35 def_bool y
36 select SMM_TSEG
Simon Glass268eefd2014-11-12 22:42:28 -070037 select X86_RAMTEST
Simon Glass0b36ecd2014-11-12 22:42:07 -070038
39config SMM_TSEG_SIZE
40 hex
41 default 0x800000
42
43config ENABLE_VMX
44 bool "Enable VMX for virtualization"
45 default n
46 help
47 Virtual Machine Extensions are provided in many x86 CPUs. These
48 provide various facilities for allowing a host OS to provide an
49 environment where potentially several guest OSes have only
50 limited access to the underlying hardware. This is achieved
51 without resorting to software trapping and/or instruction set
52 emulation (which would be very slow).
53
54 Intel's implementation of this is called VT-x. This option enables
55 VT-x this so that the OS that is booted by U-Boot can make use of
56 these facilities. If this option is not enabled, then the host OS
57 will be unable to support virtualisation, or it will run very
58 slowly.
59
Bin Meng5dbe3042016-02-17 00:16:21 -080060config FSP_ADDR
61 hex
62 default 0xfff80000
63
64config FSP_USE_UPD
65 bool
66 default n
67
Bin Meng5afa22a2016-02-17 00:16:25 -080068config FSP_BROKEN_HOB
69 bool
70 default y
71
Simon Glass0b36ecd2014-11-12 22:42:07 -070072endif