Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bebd282446306e3adfea2144af472e87856955d8 / . / include / configs / dragonboard410c.h
blob: 43a179f013b6381802369cc27437bc87bbdf2382 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]2/*
3 * Board configuration file for Dragonboard 410C
4 *
5 * (C) Copyright 2015 Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]6 */
7
8#ifndef __CONFIGS_DRAGONBOARD410C_H
9#define __CONFIGS_DRAGONBOARD410C_H
10
11#include <linux/sizes.h>
12#include <asm/arch/sysmap-apq8016.h>
13
Stephan Gerhold2279dde2021-07-07 11:06:02 +0200[diff] [blame]14/* Build new ELF image from u-boot.bin (U-Boot + appended DTB) */
Stephan Gerhold2279dde2021-07-07 11:06:02 +0200[diff] [blame]15
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]16/* Physical Memory Map */
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]17#define PHYS_SDRAM_1 0x80000000
Stephan Gerhold3ff6cd72021-07-14 10:56:24 +0200[diff] [blame]18/* Note: 8 MiB (0x86000000 - 0x86800000) are reserved for tz/smem/hyp/rmtfs/rfsa */
19#define PHYS_SDRAM_1_SIZE SZ_1G
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]20#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]21#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
Jorge Ramirez-Ortiz2212f632018-01-10 11:34:34 +0100[diff] [blame]22#define CONFIG_SYS_BOOTM_LEN SZ_64M
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]23
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]24/* UART */
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]25
26/* Generic Timer Definitions */
27#define COUNTER_FREQUENCY 19000000
28
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]29/* Fixup - in init code we switch from device to host mode,
30 * it has to be done after each HCD reset */
31#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
32
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]33#define BOOT_TARGET_DEVICES(func) \
34 func(USB, usb, 0) \
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]35 func(MMC, mmc, 1) \
Ricardo Salveti de Araujo1ff62292016-07-03 13:59:01 -0300[diff] [blame]36 func(MMC, mmc, 0) \
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]37 func(DHCP, dhcp, na)
38
39#include <config_distro_bootcmd.h>
40
41/* Does what recovery does */
42#define REFLASH(file, part) \
43"part start mmc 0 "#part" start && "\
44"part size mmc 0 "#part" size && "\
45"tftp $loadaddr "#file" && " \
46"mmc write $loadaddr $start $size && "
47
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]48#define CONFIG_ENV_REFLASH \
49"mmc dev 0 && "\
50"usb start && "\
51"dhcp && "\
52"tftp $loadaddr dragonboard/rescue/gpt_both0.bin && "\
53"mmc write $loadaddr 0 43 && " \
54"mmc rescan && "\
55REFLASH(dragonboard/rescue/NON-HLOS.bin, 1)\
56REFLASH(dragonboard/rescue/sbl1.mbn, 2)\
57REFLASH(dragonboard/rescue/rpm.mbn, 3)\
58REFLASH(dragonboard/rescue/tz.mbn, 4)\
59REFLASH(dragonboard/rescue/hyp.mbn, 5)\
60REFLASH(dragonboard/rescue/sec.dat, 6)\
61REFLASH(dragonboard/rescue/emmc_appsboot.mbn, 7)\
62REFLASH(dragonboard/u-boot.img, 8)\
63"usb stop &&"\
64"echo Reflash completed"
65
66/* Environment */
67#define CONFIG_EXTRA_ENV_SETTINGS \
68 "reflash="CONFIG_ENV_REFLASH"\0"\
69 "loadaddr=0x81000000\0" \
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]70 "initrd_high=0xffffffffffffffff\0" \
71 "linux_image=Image\0" \
Andreas Färberce302982016-04-13 14:16:22 +0200[diff] [blame]72 "kernel_addr_r=0x81000000\0"\
Rob Clark7ed446a2018-01-10 11:34:40 +0100[diff] [blame]73 "fdtfile=qcom/apq8016-sbc.dtb\0" \
Andreas Färberce302982016-04-13 14:16:22 +0200[diff] [blame]74 "fdt_addr_r=0x83000000\0"\
75 "ramdisk_addr_r=0x84000000\0"\
Ricardo Salveti de Araujo88044532016-07-03 14:16:03 -0300[diff] [blame]76 "scriptaddr=0x90000000\0"\
77 "pxefile_addr_r=0x90100000\0"\
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]78 BOOTENV
79
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]80/* Monitor Command Prompt */
81#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Mateusz Kulikowskiee5e70d2016-03-31 23:12:33 +0200[diff] [blame]82#define CONFIG_SYS_MAXARGS 64 /* max command args */
83
84#endif