Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / beb3073a89c957e818ef5d183d9b3ef0a424ebe4 / . / configs / zynq_zc770_xm011_defconfig
blob: 7792ba29a01dd6bd6dd412a8351dc7b9fbb1b39b [file] [log] [blame]
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]1CONFIG_ARM=y
Trevor Woerner43ec7e02019-05-03 09:41:00 -0400[diff] [blame]2CONFIG_SPL_SYS_DCACHE_OFF=y
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]3CONFIG_ARCH_ZYNQ=y
Michal Simek92543872016-12-16 11:57:17 +0100[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x4000000
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]5CONFIG_SPL_STACK_R_ADDR=0x200000
Michal Simek040050b2018-03-23 09:34:00 +0100[diff] [blame]6CONFIG_SPL=y
Michal Simeka932ae72018-06-04 08:33:30 +0200[diff] [blame]7CONFIG_DEBUG_UART_BASE=0xe0001000
8CONFIG_DEBUG_UART_CLOCK=50000000
Michal Simek96794a72017-12-13 10:35:06 +0100[diff] [blame]9CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM011"
Tien Fong Chee6fd0a712019-01-23 14:20:03 +0800[diff] [blame]10# CONFIG_SPL_FS_FAT is not set
Michal Simek05197012017-12-15 07:46:12 +0100[diff] [blame]11CONFIG_DEBUG_UART=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]12CONFIG_DISTRO_DEFAULTS=y
Tom Rinie478f702019-06-02 08:57:32 -0400[diff] [blame]13CONFIG_SYS_CUSTOM_LDSCRIPT=y
14CONFIG_SYS_LDSCRIPT="arch/arm/mach-zynq/u-boot.lds"
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]15CONFIG_FIT=y
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]16CONFIG_FIT_SIGNATURE=y
Jagan Teki4c57e4c2017-01-21 11:48:33 +0100[diff] [blame]17CONFIG_FIT_VERBOSE=y
Tom Rinic220bd92019-05-23 07:14:07 -0400[diff] [blame]18CONFIG_LEGACY_IMAGE_FORMAT=y
Michal Simekc7abf8d2017-12-01 13:50:33 +0100[diff] [blame]19CONFIG_SPL_STACK_R=y
Heiko Schocher1d12ba22016-10-06 07:55:15 +0200[diff] [blame]20CONFIG_SPL_OS_BOOT=y
Siva Durga Prasad Paladugu59d461e2016-01-11 12:01:10 +0530[diff] [blame]21CONFIG_SYS_PROMPT="Zynq> "
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]22# CONFIG_CMD_FLASH is not set
Simon Glass80cb1892017-05-17 03:25:21 -0600[diff] [blame]23CONFIG_CMD_FPGA_LOADBP=y
24CONFIG_CMD_FPGA_LOADFS=y
25CONFIG_CMD_FPGA_LOADMK=y
26CONFIG_CMD_FPGA_LOADP=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]27CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]28CONFIG_CMD_NAND_LOCK_UNLOCK=y
Michal Simekb40e5b62015-07-22 11:39:04 +0200[diff] [blame]29# CONFIG_CMD_SETEXPR is not set
Michal Simekf3facd12018-01-08 16:43:59 +0100[diff] [blame]30# CONFIG_CMD_NET is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]31CONFIG_CMD_CACHE=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]32# CONFIG_SPL_DOS_PARTITION is not set
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]33# CONFIG_SPL_EFI_PARTITION is not set
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]34CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm011"
Nathan Rossidd71c8a2016-01-08 03:00:46 +1000[diff] [blame]35CONFIG_SPL_DM_SEQ_ALIAS=y
Michal Simekd25aefd2018-01-09 14:52:29 +0100[diff] [blame]36CONFIG_BLK=y
Michal Simek216f6372017-11-03 15:53:56 +0100[diff] [blame]37CONFIG_FPGA_XILINX=y
Vipul Kumar4a4946b2018-02-16 18:02:51 +0530[diff] [blame]38CONFIG_FPGA_ZYNQPL=y
Michal Simek846d61b2018-01-09 15:27:31 +0100[diff] [blame]39CONFIG_DM_GPIO=y
Jagan Teki4c57e4c2017-01-21 11:48:33 +0100[diff] [blame]40# CONFIG_MMC is not set
Adam Fordac44a302018-07-07 22:18:22 -0500[diff] [blame]41CONFIG_MTD_DEVICE=y
Adam Ford42efb612017-08-07 17:37:18 -0400[diff] [blame]42CONFIG_NAND=y
Siva Durga Prasad Paladuguddb9f062016-09-27 10:55:47 +0530[diff] [blame]43CONFIG_NAND_ZYNQ=y
Michal Simek05197012017-12-15 07:46:12 +0100[diff] [blame]44CONFIG_DEBUG_UART_ZYNQ=y
Michal Simek05197012017-12-15 07:46:12 +0100[diff] [blame]45CONFIG_DEBUG_UART_ANNOUNCE=y
Michal Simekab754532017-11-06 09:16:05 +0100[diff] [blame]46CONFIG_ZYNQ_SERIAL=y