blob: 05b4690a5c10b63e8c93216e318a93d4c06e405a [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
Stefan Roese41b17462008-06-25 10:59:22 +02002 * Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
3 *
Stefan Roese707fd362009-09-24 09:55:50 +02004 * (C) Copyright 2008-2009
Stefan Roese41b17462008-06-25 10:59:22 +02005 * Stefan Roese, DENX Software Engineering, sr@denx.de.
wdenkc6097192002-11-03 00:24:07 +00006 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02007 * SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00008 */
9
Stefan Roese41b17462008-06-25 10:59:22 +020010#ifndef _PPC4xx_UIC_H_
11#define _PPC4xx_UIC_H_
wdenkc6097192002-11-03 00:24:07 +000012
Stefan Roese01edcea2008-06-26 13:40:57 +020013/*
14 * Define the number of UIC's
15 */
Stefan Roese51d6d5d2008-06-26 17:36:39 +020016#if defined(CONFIG_440GX) || defined(CONFIG_440SPE) || \
Stefan Roesead0f3b12008-07-10 16:37:09 +020017 defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
Tirumala Marri95ac4282010-09-28 14:15:14 -070018 defined(CONFIG_460SX) || defined(CONFIG_APM821XX)
Stefan Roese01edcea2008-06-26 13:40:57 +020019#define UIC_MAX 4
Stefan Roese51d6d5d2008-06-26 17:36:39 +020020#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
Stefan Roese01edcea2008-06-26 13:40:57 +020021 defined(CONFIG_405EX)
22#define UIC_MAX 3
23#elif defined(CONFIG_440GP) || defined(CONFIG_440SP) || \
24 defined(CONFIG_440EP) || defined(CONFIG_440GR)
25#define UIC_MAX 2
26#else
27#define UIC_MAX 1
28#endif
Stefan Roese42fbddd2006-09-07 11:51:23 +020029
Stefan Roese707fd362009-09-24 09:55:50 +020030#define IRQ_MAX (UIC_MAX * 32)
Ricardo Ribalda Delgado95c50202008-07-17 11:44:12 +020031
Stefan Roese01edcea2008-06-26 13:40:57 +020032/*
33 * UIC register
34 */
35#define UIC_SR 0x0 /* UIC status */
36#define UIC_ER 0x2 /* UIC enable */
37#define UIC_CR 0x3 /* UIC critical */
38#define UIC_PR 0x4 /* UIC polarity */
39#define UIC_TR 0x5 /* UIC triggering */
40#define UIC_MSR 0x6 /* UIC masked status */
41#define UIC_VR 0x7 /* UIC vector */
42#define UIC_VCR 0x8 /* UIC vector configuration */
Stefan Roese42fbddd2006-09-07 11:51:23 +020043
Stefan Roese51d6d5d2008-06-26 17:36:39 +020044/*
45 * On 440GX we use the UICB0 as UIC0. Its the root UIC where all other UIC's
46 * are cascaded on. With this trick we can use the common UIC code for 440GX
47 * too.
48 */
49#if defined(CONFIG_440GX)
50#define UIC0_DCR_BASE 0x200
51#define UIC1_DCR_BASE 0xc0
52#define UIC2_DCR_BASE 0xd0
53#define UIC3_DCR_BASE 0x210
54#else
Stefan Roese01edcea2008-06-26 13:40:57 +020055#define UIC0_DCR_BASE 0xc0
Stefan Roese51d6d5d2008-06-26 17:36:39 +020056#define UIC1_DCR_BASE 0xd0
57#define UIC2_DCR_BASE 0xe0
58#define UIC3_DCR_BASE 0xf0
59#endif
60
Stefan Roese707fd362009-09-24 09:55:50 +020061#define UIC0SR (UIC0_DCR_BASE+0x0) /* UIC0 status */
62#define UIC0ER (UIC0_DCR_BASE+0x2) /* UIC0 enable */
63#define UIC0CR (UIC0_DCR_BASE+0x3) /* UIC0 critical */
64#define UIC0PR (UIC0_DCR_BASE+0x4) /* UIC0 polarity */
65#define UIC0TR (UIC0_DCR_BASE+0x5) /* UIC0 triggering */
66#define UIC0MSR (UIC0_DCR_BASE+0x6) /* UIC0 masked status */
67#define UIC0VR (UIC0_DCR_BASE+0x7) /* UIC0 vector */
68#define UIC0VCR (UIC0_DCR_BASE+0x8) /* UIC0 vector configuration */
Stefan Roese42fbddd2006-09-07 11:51:23 +020069
Stefan Roese707fd362009-09-24 09:55:50 +020070#define UIC1SR (UIC1_DCR_BASE+0x0) /* UIC1 status */
71#define UIC1ER (UIC1_DCR_BASE+0x2) /* UIC1 enable */
72#define UIC1CR (UIC1_DCR_BASE+0x3) /* UIC1 critical */
73#define UIC1PR (UIC1_DCR_BASE+0x4) /* UIC1 polarity */
74#define UIC1TR (UIC1_DCR_BASE+0x5) /* UIC1 triggering */
75#define UIC1MSR (UIC1_DCR_BASE+0x6) /* UIC1 masked status */
76#define UIC1VR (UIC1_DCR_BASE+0x7) /* UIC1 vector */
77#define UIC1VCR (UIC1_DCR_BASE+0x8) /* UIC1 vector configuration */
Stefan Roese42fbddd2006-09-07 11:51:23 +020078
Stefan Roese707fd362009-09-24 09:55:50 +020079#define UIC2SR (UIC2_DCR_BASE+0x0) /* UIC2 status-Read Clear */
80#define UIC2ER (UIC2_DCR_BASE+0x2) /* UIC2 enable */
81#define UIC2CR (UIC2_DCR_BASE+0x3) /* UIC2 critical */
82#define UIC2PR (UIC2_DCR_BASE+0x4) /* UIC2 polarity */
83#define UIC2TR (UIC2_DCR_BASE+0x5) /* UIC2 triggering */
84#define UIC2MSR (UIC2_DCR_BASE+0x6) /* UIC2 masked status */
85#define UIC2VR (UIC2_DCR_BASE+0x7) /* UIC2 vector */
86#define UIC2VCR (UIC2_DCR_BASE+0x8) /* UIC2 vector configuration */
Stefan Roese50c05332008-03-11 15:07:10 +010087
Stefan Roese707fd362009-09-24 09:55:50 +020088#define UIC3SR (UIC3_DCR_BASE+0x0) /* UIC3 status-Read Clear */
89#define UIC3ER (UIC3_DCR_BASE+0x2) /* UIC3 enable */
90#define UIC3CR (UIC3_DCR_BASE+0x3) /* UIC3 critical */
91#define UIC3PR (UIC3_DCR_BASE+0x4) /* UIC3 polarity */
92#define UIC3TR (UIC3_DCR_BASE+0x5) /* UIC3 triggering */
93#define UIC3MSR (UIC3_DCR_BASE+0x6) /* UIC3 masked status */
94#define UIC3VR (UIC3_DCR_BASE+0x7) /* UIC3 vector */
95#define UIC3VCR (UIC3_DCR_BASE+0x8) /* UIC3 vector configuration */
Stefan Roese50c05332008-03-11 15:07:10 +010096
Stefan Roese01edcea2008-06-26 13:40:57 +020097/*
98 * Now the interrupt vector definitions. They are different for most of
99 * the 4xx variants, so we need some more #ifdef's here. No mask
100 * definitions anymore here. For this please use the UIC_MASK macro below.
101 *
102 * Note: Please only define the interrupts really used in U-Boot here.
103 * Those are the cascading and EMAC/MAL related interrupt.
104 */
Stefan Roese50c05332008-03-11 15:07:10 +0100105
Stefan Roese01edcea2008-06-26 13:40:57 +0200106#if defined(CONFIG_405EP) || defined(CONFIG_405GP)
107#define VECNUM_MAL_SERR 10
108#define VECNUM_MAL_TXEOB 11
109#define VECNUM_MAL_RXEOB 12
110#define VECNUM_MAL_TXDE 13
111#define VECNUM_MAL_RXDE 14
112#define VECNUM_ETH0 15
113#define VECNUM_ETH1_OFFS 2
114#define VECNUM_EIRQ6 29
115#endif /* defined(CONFIG_405EP) */
Stefan Roese50c05332008-03-11 15:07:10 +0100116
Stefan Roese01edcea2008-06-26 13:40:57 +0200117#if defined(CONFIG_405EZ)
118#define VECNUM_USBDEV 15
119#define VECNUM_ETH0 16
120#define VECNUM_MAL_SERR 18
121#define VECNUM_MAL_TXDE 18
122#define VECNUM_MAL_RXDE 18
123#define VECNUM_MAL_TXEOB 19
124#define VECNUM_MAL_RXEOB 21
125#endif /* CONFIG_405EX */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200126
Stefan Roese01edcea2008-06-26 13:40:57 +0200127#if defined(CONFIG_405EX)
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200128/* UIC 0 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200129#define VECNUM_MAL_TXEOB 10
130#define VECNUM_MAL_RXEOB 11
131#define VECNUM_ETH0 24
132#define VECNUM_ETH1_OFFS 1
133#define VECNUM_UIC2NCI 28
134#define VECNUM_UIC2CI 29
135#define VECNUM_UIC1NCI 30
136#define VECNUM_UIC1CI 31
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200137
138/* UIC 1 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200139#define VECNUM_MAL_SERR (32 + 0)
140#define VECNUM_MAL_TXDE (32 + 1)
141#define VECNUM_MAL_RXDE (32 + 2)
142#endif /* CONFIG_405EX */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200143
Stefan Roese01edcea2008-06-26 13:40:57 +0200144#if defined(CONFIG_440GP) || \
145 defined(CONFIG_440EP) || defined(CONFIG_440GR)
146/* UIC 0 */
147#define VECNUM_MAL_TXEOB 10
148#define VECNUM_MAL_RXEOB 11
149#define VECNUM_UIC1NCI 30
150#define VECNUM_UIC1CI 31
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200151
Stefan Roese01edcea2008-06-26 13:40:57 +0200152/* UIC 1 */
153#define VECNUM_MAL_SERR (32 + 0)
154#define VECNUM_MAL_TXDE (32 + 1)
155#define VECNUM_MAL_RXDE (32 + 2)
156#define VECNUM_USBDEV (32 + 23)
157#define VECNUM_ETH0 (32 + 28)
158#define VECNUM_ETH1_OFFS 2
159#endif /* CONFIG_440GP */
Stefan Roese99644742005-11-29 18:18:21 +0100160
Stefan Roese01edcea2008-06-26 13:40:57 +0200161#if defined(CONFIG_440GX)
Stefan Roese51d6d5d2008-06-26 17:36:39 +0200162/* UICB 0 (440GX only) */
163/*
164 * All those defines below are off-by-one, so that the common UIC code
165 * can be used. So VECNUM_UIC1CI refers to VECNUM_UIC0CI etc.
166 */
167#define VECNUM_UIC1CI 0
168#define VECNUM_UIC1NCI 1
169#define VECNUM_UIC2CI 2
170#define VECNUM_UIC2NCI 3
171#define VECNUM_UIC3CI 4
172#define VECNUM_UIC3NCI 5
Stefan Roese99644742005-11-29 18:18:21 +0100173
Stefan Roese51d6d5d2008-06-26 17:36:39 +0200174/* UIC 0, used as UIC1 on 440GX because of UICB0 */
175#define VECNUM_MAL_TXEOB (32 + 10)
176#define VECNUM_MAL_RXEOB (32 + 11)
Stefan Roese99644742005-11-29 18:18:21 +0100177
Stefan Roese51d6d5d2008-06-26 17:36:39 +0200178/* UIC 1, used as UIC2 on 440GX because of UICB0 */
179#define VECNUM_MAL_SERR (64 + 0)
180#define VECNUM_MAL_TXDE (64 + 1)
181#define VECNUM_MAL_RXDE (64 + 2)
182#define VECNUM_ETH0 (64 + 28)
183#define VECNUM_ETH1_OFFS 2
Stefan Roese01edcea2008-06-26 13:40:57 +0200184#endif /* CONFIG_440GX */
wdenkc6097192002-11-03 00:24:07 +0000185
Stefan Roese01edcea2008-06-26 13:40:57 +0200186#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
wdenkc6097192002-11-03 00:24:07 +0000187/* UIC 0 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200188#define VECNUM_MAL_TXEOB 10
189#define VECNUM_MAL_RXEOB 11
190#define VECNUM_USBDEV 20
191#define VECNUM_ETH0 24
192#define VECNUM_ETH1_OFFS 1
193#define VECNUM_UIC2NCI 28
194#define VECNUM_UIC2CI 29
195#define VECNUM_UIC1NCI 30
196#define VECNUM_UIC1CI 31
wdenkc6097192002-11-03 00:24:07 +0000197
198/* UIC 1 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200199#define VECNUM_MAL_SERR (32 + 0)
200#define VECNUM_MAL_TXDE (32 + 1)
201#define VECNUM_MAL_RXDE (32 + 2)
wdenkc6097192002-11-03 00:24:07 +0000202
Stefan Roese01edcea2008-06-26 13:40:57 +0200203/* UIC 2 */
204#define VECNUM_EIRQ2 (64 + 3)
205#endif /* CONFIG_440EPX */
Stefan Roese17ffbc82007-03-21 13:38:59 +0100206
Stefan Roese01edcea2008-06-26 13:40:57 +0200207#if defined(CONFIG_440SP)
208/* UIC 0 */
209#define VECNUM_UIC1NCI 30
210#define VECNUM_UIC1CI 31
Stefan Roese17ffbc82007-03-21 13:38:59 +0100211
Stefan Roese01edcea2008-06-26 13:40:57 +0200212/* UIC 1 */
213#define VECNUM_MAL_SERR (32 + 1)
214#define VECNUM_MAL_TXDE (32 + 2)
215#define VECNUM_MAL_RXDE (32 + 3)
216#define VECNUM_MAL_TXEOB (32 + 6)
217#define VECNUM_MAL_RXEOB (32 + 7)
218#define VECNUM_ETH0 (32 + 28)
219#endif /* CONFIG_440SP */
Stefan Roese153b3e22007-10-05 17:10:59 +0200220
Stefan Roese01edcea2008-06-26 13:40:57 +0200221#if defined(CONFIG_440SPE)
Stefan Roese153b3e22007-10-05 17:10:59 +0200222/* UIC 0 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200223#define VECNUM_UIC2NCI 10
224#define VECNUM_UIC2CI 11
225#define VECNUM_UIC3NCI 16
226#define VECNUM_UIC3CI 17
227#define VECNUM_UIC1NCI 30
228#define VECNUM_UIC1CI 31
Stefan Roese153b3e22007-10-05 17:10:59 +0200229
230/* UIC 1 */
Stefan Roese01edcea2008-06-26 13:40:57 +0200231#define VECNUM_MAL_SERR (32 + 1)
232#define VECNUM_MAL_TXDE (32 + 2)
233#define VECNUM_MAL_RXDE (32 + 3)
234#define VECNUM_MAL_TXEOB (32 + 6)
235#define VECNUM_MAL_RXEOB (32 + 7)
236#define VECNUM_ETH0 (32 + 28)
237#endif /* CONFIG_440SPE */
Stefan Roese153b3e22007-10-05 17:10:59 +0200238
Tirumala Marri95ac4282010-09-28 14:15:14 -0700239#if defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
240 defined(CONFIG_APM821XX)
Stefan Roese01edcea2008-06-26 13:40:57 +0200241/* UIC 0 */
242#define VECNUM_UIC2NCI 10
243#define VECNUM_UIC2CI 11
244#define VECNUM_UIC3NCI 16
245#define VECNUM_UIC3CI 17
246#define VECNUM_UIC1NCI 30
247#define VECNUM_UIC1CI 31
Stefan Roese153b3e22007-10-05 17:10:59 +0200248
Stefan Roese01edcea2008-06-26 13:40:57 +0200249/* UIC 2 */
250#define VECNUM_MAL_SERR (64 + 3)
251#define VECNUM_MAL_TXDE (64 + 4)
252#define VECNUM_MAL_RXDE (64 + 5)
253#define VECNUM_MAL_TXEOB (64 + 6)
254#define VECNUM_MAL_RXEOB (64 + 7)
255#define VECNUM_ETH0 (64 + 16)
256#define VECNUM_ETH1_OFFS 1
257#endif /* CONFIG_460EX */
Stefan Roese17ffbc82007-03-21 13:38:59 +0100258
Stefan Roesead0f3b12008-07-10 16:37:09 +0200259#if defined(CONFIG_460SX)
260/* UIC 0 */
261#define VECNUM_UIC2NCI 10
262#define VECNUM_UIC2CI 11
263#define VECNUM_UIC3NCI 16
264#define VECNUM_UIC3CI 17
265#define VECNUM_ETH0 19
266#define VECNUM_ETH1_OFFS 1
267#define VECNUM_UIC1NCI 30
268#define VECNUM_UIC1CI 31
269
270/* UIC 1 */
271#define VECNUM_MAL_SERR (32 + 1)
272#define VECNUM_MAL_TXDE (32 + 2)
273#define VECNUM_MAL_RXDE (32 + 3)
274#define VECNUM_MAL_TXEOB (32 + 6)
275#define VECNUM_MAL_RXEOB (32 + 7)
276#endif /* CONFIG_460EX */
277
Stefan Roese01edcea2008-06-26 13:40:57 +0200278#if !defined(VECNUM_ETH1_OFFS)
279#define VECNUM_ETH1_OFFS 1
280#endif
wdenkc6097192002-11-03 00:24:07 +0000281
Stefan Roese01edcea2008-06-26 13:40:57 +0200282/*
283 * Mask definitions (used for example in 4xx_enet.c)
284 */
285#define UIC_MASK(vec) (0x80000000 >> ((vec) & 0x1f))
Stefan Roese51d6d5d2008-06-26 17:36:39 +0200286/* UIC_NR won't work for 440GX because of its specific UIC DCR addresses */
Stefan Roese01edcea2008-06-26 13:40:57 +0200287#define UIC_NR(vec) ((vec) >> 5)
wdenkc6097192002-11-03 00:24:07 +0000288
Stefan Roese41b17462008-06-25 10:59:22 +0200289#endif /* _PPC4xx_UIC_H_ */