blob: 5c82df7ccda50217b677ea7c9e9c3067b4545a03 [file] [log] [blame]
Masahiro Yamada53f6ec62014-11-26 18:33:59 +09001/*
2 * Device Tree Source for UniPhier PH1-Pro4 SoC
3 *
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +09004 * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
Masahiro Yamada53f6ec62014-11-26 18:33:59 +09005 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9/include/ "skeleton.dtsi"
10
11/ {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090012 compatible = "socionext,ph1-pro4";
Masahiro Yamada53f6ec62014-11-26 18:33:59 +090013
14 cpus {
Masahiro Yamada53f6ec62014-11-26 18:33:59 +090015 #address-cells = <1>;
Masahiro Yamadaff7bf562014-12-06 00:03:23 +090016 #size-cells = <0>;
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +090017 enable-method = "socionext,uniphier-smp";
Masahiro Yamada53f6ec62014-11-26 18:33:59 +090018
19 cpu@0 {
20 device_type = "cpu";
21 compatible = "arm,cortex-a9";
22 reg = <0>;
23 };
24
25 cpu@1 {
26 device_type = "cpu";
27 compatible = "arm,cortex-a9";
28 reg = <1>;
29 };
30 };
31
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +090032 clocks {
33 arm_timer_clk: arm_timer_clk {
34 #clock-cells = <0>;
35 compatible = "fixed-clock";
36 clock-frequency = <50000000>;
37 };
38 };
39
Masahiro Yamada53f6ec62014-11-26 18:33:59 +090040 soc {
41 compatible = "simple-bus";
42 #address-cells = <1>;
43 #size-cells = <1>;
44 ranges;
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +090045 interrupt-parent = <&intc>;
46
47 extbus: extbus {
48 compatible = "simple-bus";
49 #address-cells = <2>;
50 #size-cells = <1>;
51 };
Masahiro Yamadaf8cd9b02014-11-26 18:34:00 +090052
53 uart0: serial@54006800 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090054 compatible = "socionext,uniphier-uart";
Masahiro Yamadaf8cd9b02014-11-26 18:34:00 +090055 status = "disabled";
56 reg = <0x54006800 0x20>;
57 clock-frequency = <73728000>;
58 };
59
60 uart1: serial@54006900 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090061 compatible = "socionext,uniphier-uart";
Masahiro Yamadaf8cd9b02014-11-26 18:34:00 +090062 status = "disabled";
63 reg = <0x54006900 0x20>;
64 clock-frequency = <73728000>;
65 };
66
67 uart2: serial@54006a00 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090068 compatible = "socionext,uniphier-uart";
Masahiro Yamadaf8cd9b02014-11-26 18:34:00 +090069 status = "disabled";
70 reg = <0x54006a00 0x20>;
71 clock-frequency = <73728000>;
72 };
73
74 uart3: serial@54006b00 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090075 compatible = "socionext,uniphier-uart";
Masahiro Yamadaf8cd9b02014-11-26 18:34:00 +090076 status = "disabled";
77 reg = <0x54006b00 0x20>;
78 clock-frequency = <73728000>;
79 };
Masahiro Yamada9a724622014-11-26 18:34:01 +090080
Masahiro Yamadaff7bf562014-12-06 00:03:23 +090081 i2c0: i2c@58780000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090082 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +090083 #address-cells = <1>;
84 #size-cells = <0>;
85 reg = <0x58780000 0x80>;
86 clock-frequency = <100000>;
87 status = "disabled";
88 };
89
90 i2c1: i2c@58781000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +090091 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +090092 #address-cells = <1>;
93 #size-cells = <0>;
94 reg = <0x58781000 0x80>;
95 clock-frequency = <100000>;
96 status = "disabled";
97 };
98
99 i2c2: i2c@58782000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900100 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900101 #address-cells = <1>;
102 #size-cells = <0>;
103 reg = <0x58782000 0x80>;
104 clock-frequency = <100000>;
105 status = "disabled";
106 };
107
108 i2c3: i2c@58783000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900109 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900110 #address-cells = <1>;
111 #size-cells = <0>;
112 reg = <0x58783000 0x80>;
113 clock-frequency = <100000>;
114 status = "disabled";
115 };
116
117 /* i2c4 does not exist */
118
119 i2c5: i2c@58785000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900120 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900121 #address-cells = <1>;
122 #size-cells = <0>;
123 reg = <0x58785000 0x80>;
124 clock-frequency = <400000>;
125 status = "ok";
126 };
127
128 i2c6: i2c@58786000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900129 compatible = "socionext,uniphier-fi2c";
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900130 #address-cells = <1>;
131 #size-cells = <0>;
132 reg = <0x58786000 0x80>;
133 clock-frequency = <400000>;
134 status = "ok";
135 };
136
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +0900137 system-bus-controller-misc@59800000 {
138 compatible = "socionext,uniphier-system-bus-controller-misc",
139 "syscon";
140 reg = <0x59800000 0x2000>;
141 };
142
Masahiro Yamada73e8efc2015-02-27 02:26:59 +0900143 usb2: usb@5a800100 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900144 compatible = "socionext,uniphier-ehci", "generic-ehci";
Masahiro Yamada9a724622014-11-26 18:34:01 +0900145 status = "disabled";
146 reg = <0x5a800100 0x100>;
147 };
148
Masahiro Yamada73e8efc2015-02-27 02:26:59 +0900149 usb3: usb@5a810100 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900150 compatible = "socionext,uniphier-ehci", "generic-ehci";
Masahiro Yamada9a724622014-11-26 18:34:01 +0900151 status = "disabled";
152 reg = <0x5a810100 0x100>;
153 };
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900154
Masahiro Yamada73e8efc2015-02-27 02:26:59 +0900155 usb0: usb@65a00000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900156 compatible = "socionext,uniphier-xhci", "generic-xhci";
Masahiro Yamada73e8efc2015-02-27 02:26:59 +0900157 status = "disabled";
158 reg = <0x65a00000 0x100>;
159 };
160
161 usb1: usb@65c00000 {
Masahiro Yamadad5f83a42015-03-11 15:54:46 +0900162 compatible = "socionext,uniphier-xhci", "generic-xhci";
Masahiro Yamada73e8efc2015-02-27 02:26:59 +0900163 status = "disabled";
164 reg = <0x65c00000 0x100>;
165 };
166
Masahiro Yamadabbbb0bd2015-06-30 18:27:00 +0900167 timer@60000200 {
168 compatible = "arm,cortex-a9-global-timer";
169 reg = <0x60000200 0x20>;
170 interrupts = <1 11 0x304>;
171 clocks = <&arm_timer_clk>;
172 };
173
174 timer@60000600 {
175 compatible = "arm,cortex-a9-twd-timer";
176 reg = <0x60000600 0x20>;
177 interrupts = <1 13 0x304>;
178 clocks = <&arm_timer_clk>;
179 };
180
181 intc: interrupt-controller@60001000 {
182 compatible = "arm,cortex-a9-gic";
183 #interrupt-cells = <3>;
184 interrupt-controller;
185 reg = <0x60001000 0x1000>,
186 <0x60000100 0x100>;
187 };
188
Masahiro Yamadaff7bf562014-12-06 00:03:23 +0900189 nand: nand@68000000 {
190 compatible = "denali,denali-nand-dt";
191 reg = <0x68000000 0x20>, <0x68100000 0x1000>;
192 reg-names = "nand_data", "denali_reg";
193 };
Masahiro Yamada53f6ec62014-11-26 18:33:59 +0900194 };
195};