Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bb949a075bbdc77f91b9004ec07da1a473c80add / . / include / ppc440.h
blob: 1c7f11c4885778813295ac5875fcf906daf14ff9 [file] [log] [blame]
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1/*----------------------------------------------------------------------------+
2|
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]3| This source code has been made available to you by IBM on an AS-IS
4| basis. Anyone receiving this source is licensed under IBM
5| copyrights to use it in any way he or she deems fit, including
6| copying it, modifying it, compiling it, and redistributing it either
7| with or without modifications. No license under IBM patents or
8| patent applications is to be implied by the copyright license.
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]9|
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]10| Any user of this software should understand that IBM cannot provide
11| technical support for this software and will not be responsible for
12| any consequences resulting from the use of this software.
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]13|
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]14| Any person who transfers this source code or any derivative work
15| must include the IBM copyright notice, this paragraph, and the
16| preceding two paragraphs in the transferred software.
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]17|
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]18| COPYRIGHT I B M CORPORATION 1999
19| LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]20+----------------------------------------------------------------------------*/
21
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]22#ifndef __PPC440_H__
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]23#define __PPC440_H__
24
25/*--------------------------------------------------------------------- */
26/* Special Purpose Registers */
27/*--------------------------------------------------------------------- */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]28#define xer_reg 0x001
29#define lr_reg 0x008
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]30#define dec 0x016 /* decrementer */
31#define srr0 0x01a /* save/restore register 0 */
32#define srr1 0x01b /* save/restore register 1 */
33#define pid 0x030 /* process id */
34#define decar 0x036 /* decrementer auto-reload */
35#define csrr0 0x03a /* critical save/restore register 0 */
36#define csrr1 0x03b /* critical save/restore register 1 */
37#define dear 0x03d /* data exception address register */
38#define esr 0x03e /* exception syndrome register */
39#define ivpr 0x03f /* interrupt prefix register */
40#define usprg0 0x100 /* user special purpose register general 0 */
41#define usprg1 0x110 /* user special purpose register general 1 */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]42#define tblr 0x10c /* time base lower, read only */
43#define tbur 0x10d /* time base upper, read only */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]44#define sprg1 0x111 /* special purpose register general 1 */
45#define sprg2 0x112 /* special purpose register general 2 */
46#define sprg3 0x113 /* special purpose register general 3 */
47#define sprg4 0x114 /* special purpose register general 4 */
48#define sprg5 0x115 /* special purpose register general 5 */
49#define sprg6 0x116 /* special purpose register general 6 */
50#define sprg7 0x117 /* special purpose register general 7 */
51#define tbl 0x11c /* time base lower (supervisor)*/
52#define tbu 0x11d /* time base upper (supervisor)*/
53#define pir 0x11e /* processor id register */
54/*#define pvr 0x11f processor version register */
55#define dbsr 0x130 /* debug status register */
56#define dbcr0 0x134 /* debug control register 0 */
57#define dbcr1 0x135 /* debug control register 1 */
58#define dbcr2 0x136 /* debug control register 2 */
59#define iac1 0x138 /* instruction address compare 1 */
60#define iac2 0x139 /* instruction address compare 2 */
61#define iac3 0x13a /* instruction address compare 3 */
62#define iac4 0x13b /* instruction address compare 4 */
63#define dac1 0x13c /* data address compare 1 */
64#define dac2 0x13d /* data address compare 2 */
65#define dvc1 0x13e /* data value compare 1 */
66#define dvc2 0x13f /* data value compare 2 */
67#define tsr 0x150 /* timer status register */
68#define tcr 0x154 /* timer control register */
69#define ivor0 0x190 /* interrupt vector offset register 0 */
70#define ivor1 0x191 /* interrupt vector offset register 1 */
71#define ivor2 0x192 /* interrupt vector offset register 2 */
72#define ivor3 0x193 /* interrupt vector offset register 3 */
73#define ivor4 0x194 /* interrupt vector offset register 4 */
74#define ivor5 0x195 /* interrupt vector offset register 5 */
75#define ivor6 0x196 /* interrupt vector offset register 6 */
76#define ivor7 0x197 /* interrupt vector offset register 7 */
77#define ivor8 0x198 /* interrupt vector offset register 8 */
78#define ivor9 0x199 /* interrupt vector offset register 9 */
79#define ivor10 0x19a /* interrupt vector offset register 10 */
80#define ivor11 0x19b /* interrupt vector offset register 11 */
81#define ivor12 0x19c /* interrupt vector offset register 12 */
82#define ivor13 0x19d /* interrupt vector offset register 13 */
83#define ivor14 0x19e /* interrupt vector offset register 14 */
84#define ivor15 0x19f /* interrupt vector offset register 15 */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]85#if defined(CONFIG_440GX) || \
86 defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
87 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
88 defined(CONFIG_440SP) || defined(CONFIG_440SPE)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]89#define mcsrr0 0x23a /* machine check save/restore register 0 */
90#define mcsrr1 0x23b /* mahcine check save/restore register 1 */
91#define mcsr 0x23c /* machine check status register */
92#endif
93#define inv0 0x370 /* instruction cache normal victim 0 */
94#define inv1 0x371 /* instruction cache normal victim 1 */
95#define inv2 0x372 /* instruction cache normal victim 2 */
96#define inv3 0x373 /* instruction cache normal victim 3 */
97#define itv0 0x374 /* instruction cache transient victim 0 */
98#define itv1 0x375 /* instruction cache transient victim 1 */
99#define itv2 0x376 /* instruction cache transient victim 2 */
100#define itv3 0x377 /* instruction cache transient victim 3 */
101#define dnv0 0x390 /* data cache normal victim 0 */
102#define dnv1 0x391 /* data cache normal victim 1 */
103#define dnv2 0x392 /* data cache normal victim 2 */
104#define dnv3 0x393 /* data cache normal victim 3 */
105#define dtv0 0x394 /* data cache transient victim 0 */
106#define dtv1 0x395 /* data cache transient victim 1 */
107#define dtv2 0x396 /* data cache transient victim 2 */
108#define dtv3 0x397 /* data cache transient victim 3 */
109#define dvlim 0x398 /* data cache victim limit */
110#define ivlim 0x399 /* instruction cache victim limit */
111#define rstcfg 0x39b /* reset configuration */
112#define dcdbtrl 0x39c /* data cache debug tag register low */
113#define dcdbtrh 0x39d /* data cache debug tag register high */
114#define icdbtrl 0x39e /* instruction cache debug tag register low */
115#define icdbtrh 0x39f /* instruction cache debug tag register high */
116#define mmucr 0x3b2 /* mmu control register */
117#define ccr0 0x3b3 /* core configuration register 0 */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]118#define ccr1 0x378 /* core configuration for 440x5 only */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]119#define icdbdr 0x3d3 /* instruction cache debug data register */
120#define dbdr 0x3f3 /* debug data register */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]121
122/******************************************************************************
123 * DCRs & Related
124 ******************************************************************************/
125
126/*-----------------------------------------------------------------------------
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]127 | Clocking Controller
128 +----------------------------------------------------------------------------*/
129#define CLOCKING_DCR_BASE 0x0c
130#define clkcfga (CLOCKING_DCR_BASE+0x0)
131#define clkcfgd (CLOCKING_DCR_BASE+0x1)
132
133/* values for clkcfga register - indirect addressing of these regs */
134#define clk_clkukpd 0x0020
135#define clk_pllc 0x0040
136#define clk_plld 0x0060
137#define clk_primad 0x0080
138#define clk_primbd 0x00a0
139#define clk_opbd 0x00c0
140#define clk_perd 0x00e0
141#define clk_mald 0x0100
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]142#define clk_spcid 0x0120
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]143#define clk_icfg 0x0140
144
145/* 440gx sdr register definations */
146#define SDR_DCR_BASE 0x0e
147#define sdrcfga (SDR_DCR_BASE+0x0)
148#define sdrcfgd (SDR_DCR_BASE+0x1)
149#define sdr_sdstp0 0x0020 /* */
150#define sdr_sdstp1 0x0021 /* */
151#define sdr_pinstp 0x0040
152#define sdr_sdcs 0x0060
153#define sdr_ecid0 0x0080
154#define sdr_ecid1 0x0081
155#define sdr_ecid2 0x0082
156#define sdr_jtag 0x00c0
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]157#if !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]158#define sdr_ddrdl 0x00e0
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]159#else
160#define sdr_cfg 0x00e0
161#define SDR_CFG_LT2_MASK 0x01000000 /* Leakage test 2*/
162#define SDR_CFG_64_32BITS_MASK 0x01000000 /* Switch DDR 64 bits or 32 bits */
163#define SDR_CFG_32BITS 0x00000000 /* 32 bits */
164#define SDR_CFG_64BITS 0x01000000 /* 64 bits */
165#define SDR_CFG_MC_V2518_MASK 0x02000000 /* Low VDD2518 (2.5 or 1.8V) */
166#define SDR_CFG_MC_V25 0x00000000 /* 2.5 V */
167#define SDR_CFG_MC_V18 0x02000000 /* 1.8 V */
168#endif /* !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX) */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]169#define sdr_ebc 0x0100
170#define sdr_uart0 0x0120 /* UART0 Config */
171#define sdr_uart1 0x0121 /* UART1 Config */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]172#define sdr_uart2 0x0122 /* UART2 Config */
173#define sdr_uart3 0x0123 /* UART3 Config */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]174#define sdr_cp440 0x0180
175#define sdr_xcr 0x01c0
176#define sdr_xpllc 0x01c1
177#define sdr_xplld 0x01c2
178#define sdr_srst 0x0200
179#define sdr_slpipe 0x0220
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]180#define sdr_amp0 0x0240 /* Override PLB4 prioritiy for up to 8 masters */
181#define sdr_amp1 0x0241 /* Override PLB3 prioritiy for up to 8 masters */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]182#define sdr_mirq0 0x0260
183#define sdr_mirq1 0x0261
184#define sdr_maltbl 0x0280
185#define sdr_malrbl 0x02a0
186#define sdr_maltbs 0x02c0
187#define sdr_malrbs 0x02e0
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]188#define sdr_pci0 0x0300
189#define sdr_usb0 0x0320
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]190#define sdr_cust0 0x4000
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]191#define sdr_cust1 0x4002
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]192#define sdr_pfc0 0x4100 /* Pin Function 0 */
193#define sdr_pfc1 0x4101 /* Pin Function 1 */
194#define sdr_plbtr 0x4200
195#define sdr_mfr 0x4300 /* SDR0_MFR reg */
196
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]197#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX) /* test-only!!!! */
198#define DDR0_00 0x00
199#define DDR0_01 0x01
200#define DDR0_02 0x02
201#define DDR0_03 0x03
202#define DDR0_04 0x04
203#define DDR0_05 0x05
204#define DDR0_06 0x06
205#define DDR0_07 0x07
206#define DDR0_08 0x08
207#define DDR0_09 0x09
208#define DDR0_10 0x0A
209#define DDR0_11 0x0B
210#define DDR0_12 0x0C
211#define DDR0_13 0x0D
212#define DDR0_14 0x0E
213#define DDR0_15 0x0F
214#define DDR0_16 0x10
215#define DDR0_17 0x11
216#define DDR0_18 0x12
217#define DDR0_19 0x13
218#define DDR0_20 0x14
219#define DDR0_21 0x15
220#define DDR0_22 0x16
221#define DDR0_23 0x17
222#define DDR0_24 0x18
223#define DDR0_25 0x19
224#define DDR0_26 0x1A
225#define DDR0_27 0x1B
226#define DDR0_28 0x1C
227#define DDR0_29 0x1D
228#define DDR0_30 0x1E
229#define DDR0_31 0x1F
230#define DDR0_32 0x20
231#define DDR0_33 0x21
232#define DDR0_34 0x22
233#define DDR0_35 0x23
234#define DDR0_36 0x24
235#define DDR0_37 0x25
236#define DDR0_38 0x26
237#define DDR0_39 0x27
238#define DDR0_40 0x28
239#define DDR0_41 0x29
240#define DDR0_42 0x2A
241#define DDR0_43 0x2B
242#define DDR0_44 0x2C
243#endif /*CONFIG_440EPX*/
244
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]245/*-----------------------------------------------------------------------------
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]246 | SDRAM Controller
247 +----------------------------------------------------------------------------*/
248#define SDRAM_DCR_BASE 0x10
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]249#define memcfga (SDRAM_DCR_BASE+0x0) /* Memory configuration address reg */
250#define memcfgd (SDRAM_DCR_BASE+0x1) /* Memory configuration data reg */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]251
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]252/* values for memcfga register - indirect addressing of these regs */
253#define mem_besr0_clr 0x0000 /* bus error status reg 0 (clr) */
254#define mem_besr0_set 0x0004 /* bus error status reg 0 (set) */
255#define mem_besr1_clr 0x0008 /* bus error status reg 1 (clr) */
256#define mem_besr1_set 0x000c /* bus error status reg 1 (set) */
257#define mem_bear 0x0010 /* bus error address reg */
258#define mem_mirq_clr 0x0011 /* bus master interrupt (clr) */
259#define mem_mirq_set 0x0012 /* bus master interrupt (set) */
260#define mem_slio 0x0018 /* ddr sdram slave interface options */
261#define mem_cfg0 0x0020 /* ddr sdram options 0 */
262#define mem_cfg1 0x0021 /* ddr sdram options 1 */
263#define mem_devopt 0x0022 /* ddr sdram device options */
264#define mem_mcsts 0x0024 /* memory controller status */
265#define mem_rtr 0x0030 /* refresh timer register */
266#define mem_pmit 0x0034 /* power management idle timer */
267#define mem_uabba 0x0038 /* plb UABus base address */
268#define mem_b0cr 0x0040 /* ddr sdram bank 0 configuration */
269#define mem_b1cr 0x0044 /* ddr sdram bank 1 configuration */
270#define mem_b2cr 0x0048 /* ddr sdram bank 2 configuration */
271#define mem_b3cr 0x004c /* ddr sdram bank 3 configuration */
272#define mem_tr0 0x0080 /* sdram timing register 0 */
273#define mem_tr1 0x0081 /* sdram timing register 1 */
274#define mem_clktr 0x0082 /* ddr clock timing register */
275#define mem_wddctr 0x0083 /* write data/dm/dqs clock timing reg */
276#define mem_dlycal 0x0084 /* delay line calibration register */
277#define mem_eccesr 0x0098 /* ECC error status */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]278
Marian Balakowicz6900eeb2006-06-30 18:35:04 +0200[diff] [blame]279#ifdef CONFIG_440GX
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]280#define sdr_amp 0x0240
281#define sdr_xpllc 0x01c1
282#define sdr_xplld 0x01c2
283#define sdr_xcr 0x01c0
284#define sdr_sdstp2 0x4001
285#define sdr_sdstp3 0x4003
Marian Balakowicz6900eeb2006-06-30 18:35:04 +0200[diff] [blame]286#endif /* CONFIG_440GX */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]287
288#ifdef CONFIG_440SPE
289#undef sdr_sdstp2
290#define sdr_sdstp2 0x0022
291#undef sdr_sdstp3
292#define sdr_sdstp3 0x0023
293#define sdr_ddr0 0x00E1
294#define sdr_uart2 0x0122
295#define sdr_xcr0 0x01c0
296/* #define sdr_xcr1 0x01c3 only one PCIX - SG */
297/* #define sdr_xcr2 0x01c6 only one PCIX - SG */
298#define sdr_xpllc0 0x01c1
299#define sdr_xplld0 0x01c2
300#define sdr_xpllc1 0x01c4 /*notRCW - SG */
301#define sdr_xplld1 0x01c5 /*notRCW - SG */
302#define sdr_xpllc2 0x01c7 /*notRCW - SG */
303#define sdr_xplld2 0x01c8 /*notRCW - SG */
304#define sdr_amp0 0x0240
305#define sdr_amp1 0x0241
306#define sdr_cust2 0x4004
307#define sdr_cust3 0x4006
308#define sdr_sdstp4 0x4001
309#define sdr_sdstp5 0x4003
310#define sdr_sdstp6 0x4005
311#define sdr_sdstp7 0x4007
312
313/*----------------------------------------------------------------------------+
314| Core Configuration/MMU configuration for 440 (CCR1 for 440x5 only).
315+----------------------------------------------------------------------------*/
316#define CCR0_PRE 0x40000000
317#define CCR0_CRPE 0x08000000
318#define CCR0_DSTG 0x00200000
319#define CCR0_DAPUIB 0x00100000
320#define CCR0_DTB 0x00008000
321#define CCR0_GICBT 0x00004000
322#define CCR0_GDCBT 0x00002000
323#define CCR0_FLSTA 0x00000100
324#define CCR0_ICSLC_MASK 0x0000000C
325#define CCR0_ICSLT_MASK 0x00000003
326#define CCR1_TCS_MASK 0x00000080
327#define CCR1_TCS_INTCLK 0x00000000
328#define CCR1_TCS_EXTCLK 0x00000080
329#define MMUCR_SEOA 0x01000000
330#define MMUCR_U1TE 0x00400000
331#define MMUCR_U2SWOAE 0x00200000
332#define MMUCR_DULXE 0x00800000
333#define MMUCR_IULXE 0x00400000
334#define MMUCR_STS 0x00100000
335#define MMUCR_STID_MASK 0x000000FF
336
337#define SDR0_CFGADDR 0x00E
338#define SDR0_CFGDATA 0x00F
339
340/******************************************************************************
341 * PCI express defines
342 ******************************************************************************/
343#define SDR0_PE0UTLSET1 0x00000300 /* PE0 Upper transaction layer conf setting */
344#define SDR0_PE0UTLSET2 0x00000301 /* PE0 Upper transaction layer conf setting 2 */
345#define SDR0_PE0DLPSET 0x00000302 /* PE0 Data link & logical physical configuration */
346#define SDR0_PE0LOOP 0x00000303 /* PE0 Loopback interface status */
347#define SDR0_PE0RCSSET 0x00000304 /* PE0 Reset, clock & shutdown setting */
348#define SDR0_PE0RCSSTS 0x00000305 /* PE0 Reset, clock & shutdown status */
349#define SDR0_PE0HSSSET1L0 0x00000306 /* PE0 HSS Control Setting 1: Lane 0 */
350#define SDR0_PE0HSSSET2L0 0x00000307 /* PE0 HSS Control Setting 2: Lane 0 */
351#define SDR0_PE0HSSSTSL0 0x00000308 /* PE0 HSS Control Status : Lane 0 */
352#define SDR0_PE0HSSSET1L1 0x00000309 /* PE0 HSS Control Setting 1: Lane 1 */
353#define SDR0_PE0HSSSET2L1 0x0000030A /* PE0 HSS Control Setting 2: Lane 1 */
354#define SDR0_PE0HSSSTSL1 0x0000030B /* PE0 HSS Control Status : Lane 1 */
355#define SDR0_PE0HSSSET1L2 0x0000030C /* PE0 HSS Control Setting 1: Lane 2 */
356#define SDR0_PE0HSSSET2L2 0x0000030D /* PE0 HSS Control Setting 2: Lane 2 */
357#define SDR0_PE0HSSSTSL2 0x0000030E /* PE0 HSS Control Status : Lane 2 */
358#define SDR0_PE0HSSSET1L3 0x0000030F /* PE0 HSS Control Setting 1: Lane 3 */
359#define SDR0_PE0HSSSET2L3 0x00000310 /* PE0 HSS Control Setting 2: Lane 3 */
360#define SDR0_PE0HSSSTSL3 0x00000311 /* PE0 HSS Control Status : Lane 3 */
361#define SDR0_PE0HSSSET1L4 0x00000312 /* PE0 HSS Control Setting 1: Lane 4 */
362#define SDR0_PE0HSSSET2L4 0x00000313 /* PE0 HSS Control Setting 2: Lane 4 */
363#define SDR0_PE0HSSSTSL4 0x00000314 /* PE0 HSS Control Status : Lane 4 */
364#define SDR0_PE0HSSSET1L5 0x00000315 /* PE0 HSS Control Setting 1: Lane 5 */
365#define SDR0_PE0HSSSET2L5 0x00000316 /* PE0 HSS Control Setting 2: Lane 5 */
366#define SDR0_PE0HSSSTSL5 0x00000317 /* PE0 HSS Control Status : Lane 5 */
367#define SDR0_PE0HSSSET1L6 0x00000318 /* PE0 HSS Control Setting 1: Lane 6 */
368#define SDR0_PE0HSSSET2L6 0x00000319 /* PE0 HSS Control Setting 2: Lane 6 */
369#define SDR0_PE0HSSSTSL6 0x0000031A /* PE0 HSS Control Status : Lane 6 */
370#define SDR0_PE0HSSSET1L7 0x0000031B /* PE0 HSS Control Setting 1: Lane 7 */
371#define SDR0_PE0HSSSET2L7 0x0000031C /* PE0 HSS Control Setting 2: Lane 7 */
372#define SDR0_PE0HSSSTSL7 0x0000031D /* PE0 HSS Control Status : Lane 7 */
373#define SDR0_PE0HSSSEREN 0x0000031E /* PE0 Serdes Transmitter Enable */
374#define SDR0_PE0LANEABCD 0x0000031F /* PE0 Lanes ABCD affectation */
375#define SDR0_PE0LANEEFGH 0x00000320 /* PE0 Lanes EFGH affectation */
376
377#define SDR0_PE1UTLSET1 0x00000340 /* PE1 Upper transaction layer conf setting */
378#define SDR0_PE1UTLSET2 0x00000341 /* PE1 Upper transaction layer conf setting 2 */
379#define SDR0_PE1DLPSET 0x00000342 /* PE1 Data link & logical physical configuration */
380#define SDR0_PE1LOOP 0x00000343 /* PE1 Loopback interface status */
381#define SDR0_PE1RCSSET 0x00000344 /* PE1 Reset, clock & shutdown setting */
382#define SDR0_PE1RCSSTS 0x00000345 /* PE1 Reset, clock & shutdown status */
383#define SDR0_PE1HSSSET1L0 0x00000346 /* PE1 HSS Control Setting 1: Lane 0 */
384#define SDR0_PE1HSSSET2L0 0x00000347 /* PE1 HSS Control Setting 2: Lane 0 */
385#define SDR0_PE1HSSSTSL0 0x00000348 /* PE1 HSS Control Status : Lane 0 */
386#define SDR0_PE1HSSSET1L1 0x00000349 /* PE1 HSS Control Setting 1: Lane 1 */
387#define SDR0_PE1HSSSET2L1 0x0000034A /* PE1 HSS Control Setting 2: Lane 1 */
388#define SDR0_PE1HSSSTSL1 0x0000034B /* PE1 HSS Control Status : Lane 1 */
389#define SDR0_PE1HSSSET1L2 0x0000034C /* PE1 HSS Control Setting 1: Lane 2 */
390#define SDR0_PE1HSSSET2L2 0x0000034D /* PE1 HSS Control Setting 2: Lane 2 */
391#define SDR0_PE1HSSSTSL2 0x0000034E /* PE1 HSS Control Status : Lane 2 */
392#define SDR0_PE1HSSSET1L3 0x0000034F /* PE1 HSS Control Setting 1: Lane 3 */
393#define SDR0_PE1HSSSET2L3 0x00000350 /* PE1 HSS Control Setting 2: Lane 3 */
394#define SDR0_PE1HSSSTSL3 0x00000351 /* PE1 HSS Control Status : Lane 3 */
395#define SDR0_PE1HSSSEREN 0x00000352 /* PE1 Serdes Transmitter Enable */
396#define SDR0_PE1LANEABCD 0x00000353 /* PE1 Lanes ABCD affectation */
397#define SDR0_PE2UTLSET1 0x00000370 /* PE2 Upper transaction layer conf setting */
398#define SDR0_PE2UTLSET2 0x00000371 /* PE2 Upper transaction layer conf setting 2 */
399#define SDR0_PE2DLPSET 0x00000372 /* PE2 Data link & logical physical configuration */
400#define SDR0_PE2LOOP 0x00000373 /* PE2 Loopback interface status */
401#define SDR0_PE2RCSSET 0x00000374 /* PE2 Reset, clock & shutdown setting */
402#define SDR0_PE2RCSSTS 0x00000375 /* PE2 Reset, clock & shutdown status */
403#define SDR0_PE2HSSSET1L0 0x00000376 /* PE2 HSS Control Setting 1: Lane 0 */
404#define SDR0_PE2HSSSET2L0 0x00000377 /* PE2 HSS Control Setting 2: Lane 0 */
405#define SDR0_PE2HSSSTSL0 0x00000378 /* PE2 HSS Control Status : Lane 0 */
406#define SDR0_PE2HSSSET1L1 0x00000379 /* PE2 HSS Control Setting 1: Lane 1 */
407#define SDR0_PE2HSSSET2L1 0x0000037A /* PE2 HSS Control Setting 2: Lane 1 */
408#define SDR0_PE2HSSSTSL1 0x0000037B /* PE2 HSS Control Status : Lane 1 */
409#define SDR0_PE2HSSSET1L2 0x0000037C /* PE2 HSS Control Setting 1: Lane 2 */
410#define SDR0_PE2HSSSET2L2 0x0000037D /* PE2 HSS Control Setting 2: Lane 2 */
411#define SDR0_PE2HSSSTSL2 0x0000037E /* PE2 HSS Control Status : Lane 2 */
412#define SDR0_PE2HSSSET1L3 0x0000037F /* PE2 HSS Control Setting 1: Lane 3 */
413#define SDR0_PE2HSSSET2L3 0x00000380 /* PE2 HSS Control Setting 2: Lane 3 */
414#define SDR0_PE2HSSSTSL3 0x00000381 /* PE2 HSS Control Status : Lane 3 */
415#define SDR0_PE2HSSSEREN 0x00000382 /* PE2 Serdes Transmitter Enable */
416#define SDR0_PE2LANEABCD 0x00000383 /* PE2 Lanes ABCD affectation */
417#define SDR0_PEGPLLSET1 0x000003A0 /* PE Pll LC Tank Setting1 */
418#define SDR0_PEGPLLSET2 0x000003A1 /* PE Pll LC Tank Setting2 */
419#define SDR0_PEGPLLSTS 0x000003A2 /* PE Pll LC Tank Status */
420
421/*----------------------------------------------------------------------------+
422| SDRAM Controller
423+----------------------------------------------------------------------------*/
424/*-----------------------------------------------------------------------------+
425| SDRAM DLYCAL Options
426+-----------------------------------------------------------------------------*/
427#define SDRAM_DLYCAL_DLCV_MASK 0x000003FC
428#define SDRAM_DLYCAL_DLCV_ENCODE(x) (((x)<<2) & SDRAM_DLYCAL_DLCV_MASK)
429#define SDRAM_DLYCAL_DLCV_DECODE(x) (((x) & SDRAM_DLYCAL_DLCV_MASK)>>2)
430
431/*----------------------------------------------------------------------------+
432| Memory queue defines
433+----------------------------------------------------------------------------*/
434/* A REVOIR versus RWC - SG*/
435#define SDRAMQ_DCR_BASE 0x040
436
437#define SDRAM_R0BAS (SDRAMQ_DCR_BASE+0x0) /* rank 0 base address & size */
438#define SDRAM_R1BAS (SDRAMQ_DCR_BASE+0x1) /* rank 1 base address & size */
439#define SDRAM_R2BAS (SDRAMQ_DCR_BASE+0x2) /* rank 2 base address & size */
440#define SDRAM_R3BAS (SDRAMQ_DCR_BASE+0x3) /* rank 3 base address & size */
441#define SDRAM_CONF1HB (SDRAMQ_DCR_BASE+0x5) /* configuration 1 HB */
442#define SDRAM_ERRSTATHB (SDRAMQ_DCR_BASE+0x7) /* error status HB */
443#define SDRAM_ERRADDUHB (SDRAMQ_DCR_BASE+0x8) /* error address upper 32 HB */
444#define SDRAM_ERRADDLHB (SDRAMQ_DCR_BASE+0x9) /* error address lower 32 HB */
445#define SDRAM_PLBADDULL (SDRAMQ_DCR_BASE+0xA) /* PLB base address upper 32 LL */
446#define SDRAM_CONF1LL (SDRAMQ_DCR_BASE+0xB) /* configuration 1 LL */
447#define SDRAM_ERRSTATLL (SDRAMQ_DCR_BASE+0xC) /* error status LL */
448#define SDRAM_ERRADDULL (SDRAMQ_DCR_BASE+0xD) /* error address upper 32 LL */
449#define SDRAM_ERRADDLLL (SDRAMQ_DCR_BASE+0xE) /* error address lower 32 LL */
450#define SDRAM_CONFPATHB (SDRAMQ_DCR_BASE+0xF) /* configuration between paths */
451#define SDRAM_PLBADDUHB (SDRAMQ_DCR_BASE+0x10) /* PLB base address upper 32 LL */
452
453/*-----------------------------------------------------------------------------+
454| Memory Bank 0-7 configuration
455+-----------------------------------------------------------------------------*/
456#define SDRAM_RXBAS_SDBA_MASK 0xFF800000 /* Base address */
457#define SDRAM_RXBAS_SDBA_ENCODE(n) ((((unsigned long)(n))&0xFFE00000)>>2)
458#define SDRAM_RXBAS_SDBA_DECODE(n) ((((unsigned long)(n))&0xFFE00000)<<2)
459#define SDRAM_RXBAS_SDSZ_MASK 0x0000FFC0 /* Size */
460#define SDRAM_RXBAS_SDSZ_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<6)
461#define SDRAM_RXBAS_SDSZ_DECODE(n) ((((unsigned long)(n))>>6)&0x3FF)
462#define SDRAM_RXBAS_SDSZ_0 0x00000000 /* 0M */
463#define SDRAM_RXBAS_SDSZ_8 0x0000FFC0 /* 8M */
464#define SDRAM_RXBAS_SDSZ_16 0x0000FF80 /* 16M */
465#define SDRAM_RXBAS_SDSZ_32 0x0000FF00 /* 32M */
466#define SDRAM_RXBAS_SDSZ_64 0x0000FE00 /* 64M */
467#define SDRAM_RXBAS_SDSZ_128 0x0000FC00 /* 128M */
468#define SDRAM_RXBAS_SDSZ_256 0x0000F800 /* 256M */
469#define SDRAM_RXBAS_SDSZ_512 0x0000F000 /* 512M */
470#define SDRAM_RXBAS_SDSZ_1024 0x0000E000 /* 1024M */
471#define SDRAM_RXBAS_SDSZ_2048 0x0000C000 /* 2048M */
472#define SDRAM_RXBAS_SDSZ_4096 0x00008000 /* 4096M */
473
474/*----------------------------------------------------------------------------+
475| Memory controller defines
476+----------------------------------------------------------------------------*/
477#define SDRAMC_DCR_BASE 0x010
478#define SDRAMC_CFGADDR (SDRAMC_DCR_BASE+0x0) /* Memory configuration add */
479#define SDRAMC_CFGDATA (SDRAMC_DCR_BASE+0x1) /* Memory configuration data */
480
481/* A REVOIR versus specs 4 bank - SG*/
482#define SDRAM_MCSTAT 0x14 /* memory controller status */
483#define SDRAM_MCOPT1 0x20 /* memory controller options 1 */
484#define SDRAM_MCOPT2 0x21 /* memory controller options 2 */
485#define SDRAM_MODT0 0x22 /* on die termination for bank 0 */
486#define SDRAM_MODT1 0x23 /* on die termination for bank 1 */
487#define SDRAM_MODT2 0x24 /* on die termination for bank 2 */
488#define SDRAM_MODT3 0x25 /* on die termination for bank 3 */
489#define SDRAM_CODT 0x26 /* on die termination for controller */
490#define SDRAM_VVPR 0x27 /* variable VRef programmming */
491#define SDRAM_OPARS 0x28 /* on chip driver control setup */
492#define SDRAM_OPART 0x29 /* on chip driver control trigger */
493#define SDRAM_RTR 0x30 /* refresh timer */
494#define SDRAM_PMIT 0x34 /* power management idle timer */
495#define SDRAM_MB0CF 0x40 /* memory bank 0 configuration */
496#define SDRAM_MB1CF 0x44 /* memory bank 1 configuration */
497#define SDRAM_MB2CF 0x48
498#define SDRAM_MB3CF 0x4C
499#define SDRAM_INITPLR0 0x50 /* manual initialization control */
500#define SDRAM_INITPLR1 0x51 /* manual initialization control */
501#define SDRAM_INITPLR2 0x52 /* manual initialization control */
502#define SDRAM_INITPLR3 0x53 /* manual initialization control */
503#define SDRAM_INITPLR4 0x54 /* manual initialization control */
504#define SDRAM_INITPLR5 0x55 /* manual initialization control */
505#define SDRAM_INITPLR6 0x56 /* manual initialization control */
506#define SDRAM_INITPLR7 0x57 /* manual initialization control */
507#define SDRAM_INITPLR8 0x58 /* manual initialization control */
508#define SDRAM_INITPLR9 0x59 /* manual initialization control */
509#define SDRAM_INITPLR10 0x5a /* manual initialization control */
510#define SDRAM_INITPLR11 0x5b /* manual initialization control */
511#define SDRAM_INITPLR12 0x5c /* manual initialization control */
512#define SDRAM_INITPLR13 0x5d /* manual initialization control */
513#define SDRAM_INITPLR14 0x5e /* manual initialization control */
514#define SDRAM_INITPLR15 0x5f /* manual initialization control */
515#define SDRAM_RQDC 0x70 /* read DQS delay control */
516#define SDRAM_RFDC 0x74 /* read feedback delay control */
517#define SDRAM_RDCC 0x78 /* read data capture control */
518#define SDRAM_DLCR 0x7A /* delay line calibration */
519#define SDRAM_CLKTR 0x80 /* DDR clock timing */
520#define SDRAM_WRDTR 0x81 /* write data, DQS, DM clock, timing */
521#define SDRAM_SDTR1 0x85 /* DDR SDRAM timing 1 */
522#define SDRAM_SDTR2 0x86 /* DDR SDRAM timing 2 */
523#define SDRAM_SDTR3 0x87 /* DDR SDRAM timing 3 */
524#define SDRAM_MMODE 0x88 /* memory mode */
525#define SDRAM_MEMODE 0x89 /* memory extended mode */
526#define SDRAM_ECCCR 0x98 /* ECC error status */
527#define SDRAM_CID 0xA4 /* core ID */
528#define SDRAM_RID 0xA8 /* revision ID */
529
530/*-----------------------------------------------------------------------------+
531| Memory Controller Status
532+-----------------------------------------------------------------------------*/
533#define SDRAM_MCSTAT_MIC_MASK 0x80000000 /* Memory init status mask */
534#define SDRAM_MCSTAT_MIC_NOTCOMP 0x00000000 /* Mem init not complete */
535#define SDRAM_MCSTAT_MIC_COMP 0x80000000 /* Mem init complete */
Stefan Roesea8856e32007-02-20 10:57:08 +0100[diff] [blame]536#define SDRAM_MCSTAT_SRMS_MASK 0x40000000 /* Mem self refresh stat mask */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]537#define SDRAM_MCSTAT_SRMS_NOT_SF 0x00000000 /* Mem not in self refresh */
Stefan Roesea8856e32007-02-20 10:57:08 +0100[diff] [blame]538#define SDRAM_MCSTAT_SRMS_SF 0x40000000 /* Mem in self refresh */
539#define SDRAM_MCSTAT_IDLE_MASK 0x20000000 /* Mem self refresh stat mask */
540#define SDRAM_MCSTAT_IDLE_NOT 0x00000000 /* Mem contr not idle */
541#define SDRAM_MCSTAT_IDLE 0x20000000 /* Mem contr idle */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]542
543/*-----------------------------------------------------------------------------+
544| Memory Controller Options 1
545+-----------------------------------------------------------------------------*/
546#define SDRAM_MCOPT1_MCHK_MASK 0x30000000 /* Memory data err check mask*/
547#define SDRAM_MCOPT1_MCHK_NON 0x00000000 /* No ECC generation */
548#define SDRAM_MCOPT1_MCHK_GEN 0x20000000 /* ECC generation */
549#define SDRAM_MCOPT1_MCHK_CHK 0x10000000 /* ECC generation and check */
550#define SDRAM_MCOPT1_MCHK_CHK_REP 0x30000000 /* ECC generation, chk, report*/
551#define SDRAM_MCOPT1_MCHK_CHK_DECODE(n) ((((unsigned long)(n))>>28)&0x3)
552#define SDRAM_MCOPT1_RDEN_MASK 0x08000000 /* Registered DIMM mask */
553#define SDRAM_MCOPT1_RDEN 0x08000000 /* Registered DIMM enable */
554#define SDRAM_MCOPT1_PMU_MASK 0x06000000 /* Page management unit mask */
555#define SDRAM_MCOPT1_PMU_CLOSE 0x00000000 /* PMU Close */
556#define SDRAM_MCOPT1_PMU_OPEN 0x04000000 /* PMU Open */
557#define SDRAM_MCOPT1_PMU_AUTOCLOSE 0x02000000 /* PMU AutoClose */
558#define SDRAM_MCOPT1_DMWD_MASK 0x01000000 /* DRAM width mask */
559#define SDRAM_MCOPT1_DMWD_32 0x00000000 /* 32 bits */
560#define SDRAM_MCOPT1_DMWD_64 0x01000000 /* 64 bits */
561#define SDRAM_MCOPT1_UIOS_MASK 0x00C00000 /* Unused IO State */
562#define SDRAM_MCOPT1_BCNT_MASK 0x00200000 /* Bank count */
563#define SDRAM_MCOPT1_4_BANKS 0x00000000 /* 4 Banks */
564#define SDRAM_MCOPT1_8_BANKS 0x00200000 /* 8 Banks */
565#define SDRAM_MCOPT1_DDR_TYPE_MASK 0x00100000 /* DDR Memory Type mask */
566#define SDRAM_MCOPT1_DDR1_TYPE 0x00000000 /* DDR1 Memory Type */
567#define SDRAM_MCOPT1_DDR2_TYPE 0x00100000 /* DDR2 Memory Type */
568#define SDRAM_MCOPT1_QDEP 0x00020000 /* 4 commands deep */
569#define SDRAM_MCOPT1_RWOO_MASK 0x00008000 /* Out of Order Read mask */
570#define SDRAM_MCOPT1_RWOO_DISABLED 0x00000000 /* disabled */
571#define SDRAM_MCOPT1_RWOO_ENABLED 0x00008000 /* enabled */
572#define SDRAM_MCOPT1_WOOO_MASK 0x00004000 /* Out of Order Write mask */
573#define SDRAM_MCOPT1_WOOO_DISABLED 0x00000000 /* disabled */
574#define SDRAM_MCOPT1_WOOO_ENABLED 0x00004000 /* enabled */
575#define SDRAM_MCOPT1_DCOO_MASK 0x00002000 /* All Out of Order mask */
576#define SDRAM_MCOPT1_DCOO_DISABLED 0x00002000 /* disabled */
577#define SDRAM_MCOPT1_DCOO_ENABLED 0x00000000 /* enabled */
578#define SDRAM_MCOPT1_DREF_MASK 0x00001000 /* Deferred refresh mask */
579#define SDRAM_MCOPT1_DREF_NORMAL 0x00000000 /* normal refresh */
580#define SDRAM_MCOPT1_DREF_DEFER_4 0x00001000 /* defer up to 4 refresh cmd */
581
582/*-----------------------------------------------------------------------------+
583| Memory Controller Options 2
584+-----------------------------------------------------------------------------*/
585#define SDRAM_MCOPT2_SREN_MASK 0x80000000 /* Self Test mask */
586#define SDRAM_MCOPT2_SREN_EXIT 0x00000000 /* Self Test exit */
587#define SDRAM_MCOPT2_SREN_ENTER 0x80000000 /* Self Test enter */
588#define SDRAM_MCOPT2_PMEN_MASK 0x40000000 /* Power Management mask */
589#define SDRAM_MCOPT2_PMEN_DISABLE 0x00000000 /* disable */
590#define SDRAM_MCOPT2_PMEN_ENABLE 0x40000000 /* enable */
591#define SDRAM_MCOPT2_IPTR_MASK 0x20000000 /* Init Trigger Reg mask */
592#define SDRAM_MCOPT2_IPTR_IDLE 0x00000000 /* idle */
593#define SDRAM_MCOPT2_IPTR_EXECUTE 0x20000000 /* execute preloaded init */
594#define SDRAM_MCOPT2_XSRP_MASK 0x10000000 /* Exit Self Refresh Prevent */
595#define SDRAM_MCOPT2_XSRP_ALLOW 0x00000000 /* allow self refresh exit */
596#define SDRAM_MCOPT2_XSRP_PREVENT 0x10000000 /* prevent self refresh exit */
597#define SDRAM_MCOPT2_DCEN_MASK 0x08000000 /* SDRAM Controller Enable */
598#define SDRAM_MCOPT2_DCEN_DISABLE 0x00000000 /* SDRAM Controller Enable */
599#define SDRAM_MCOPT2_DCEN_ENABLE 0x08000000 /* SDRAM Controller Enable */
600#define SDRAM_MCOPT2_ISIE_MASK 0x04000000 /* Init Seq Interruptable mas*/
601#define SDRAM_MCOPT2_ISIE_DISABLE 0x00000000 /* disable */
602#define SDRAM_MCOPT2_ISIE_ENABLE 0x04000000 /* enable */
603
604/*-----------------------------------------------------------------------------+
605| SDRAM Refresh Timer Register
606+-----------------------------------------------------------------------------*/
607#define SDRAM_RTR_RINT_MASK 0xFFF80000
608#define SDRAM_RTR_RINT_ENCODE(n) ((((unsigned long)(n))&0xFFF8)<<16)
609#define SDRAM_RTR_RINT_DECODE(n) ((((unsigned long)(n))>>16)&0xFFF8)
610
611/*-----------------------------------------------------------------------------+
612| SDRAM Read DQS Delay Control Register
613+-----------------------------------------------------------------------------*/
614#define SDRAM_RQDC_RQDE_MASK 0x80000000
615#define SDRAM_RQDC_RQDE_DISABLE 0x00000000
616#define SDRAM_RQDC_RQDE_ENABLE 0x80000000
617#define SDRAM_RQDC_RQFD_MASK 0x000001FF
618#define SDRAM_RQDC_RQFD_ENCODE(n) ((((unsigned long)(n))&0x1FF)<<0)
619
620#define SDRAM_RQDC_RQFD_MAX 0x1FF
621
622/*-----------------------------------------------------------------------------+
623| SDRAM Read Data Capture Control Register
624+-----------------------------------------------------------------------------*/
625#define SDRAM_RDCC_RDSS_MASK 0xC0000000
626#define SDRAM_RDCC_RDSS_T1 0x00000000
627#define SDRAM_RDCC_RDSS_T2 0x40000000
628#define SDRAM_RDCC_RDSS_T3 0x80000000
629#define SDRAM_RDCC_RDSS_T4 0xC0000000
630#define SDRAM_RDCC_RSAE_MASK 0x00000001
631#define SDRAM_RDCC_RSAE_DISABLE 0x00000001
632#define SDRAM_RDCC_RSAE_ENABLE 0x00000000
633
634/*-----------------------------------------------------------------------------+
635| SDRAM Read Feedback Delay Control Register
636+-----------------------------------------------------------------------------*/
637#define SDRAM_RFDC_ARSE_MASK 0x80000000
638#define SDRAM_RFDC_ARSE_DISABLE 0x80000000
639#define SDRAM_RFDC_ARSE_ENABLE 0x00000000
640#define SDRAM_RFDC_RFOS_MASK 0x007F0000
641#define SDRAM_RFDC_RFOS_ENCODE(n) ((((unsigned long)(n))&0x7F)<<16)
642#define SDRAM_RFDC_RFFD_MASK 0x000003FF
643#define SDRAM_RFDC_RFFD_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
644
645#define SDRAM_RFDC_RFFD_MAX 0x7FF
646
647/*-----------------------------------------------------------------------------+
648| SDRAM Delay Line Calibration Register
649+-----------------------------------------------------------------------------*/
650#define SDRAM_DLCR_DCLM_MASK 0x80000000
651#define SDRAM_DLCR_DCLM_MANUEL 0x80000000
652#define SDRAM_DLCR_DCLM_AUTO 0x00000000
653#define SDRAM_DLCR_DLCR_MASK 0x08000000
654#define SDRAM_DLCR_DLCR_CALIBRATE 0x08000000
655#define SDRAM_DLCR_DLCR_IDLE 0x00000000
656#define SDRAM_DLCR_DLCS_MASK 0x07000000
657#define SDRAM_DLCR_DLCS_NOT_RUN 0x00000000
658#define SDRAM_DLCR_DLCS_IN_PROGRESS 0x01000000
659#define SDRAM_DLCR_DLCS_COMPLETE 0x02000000
660#define SDRAM_DLCR_DLCS_CONT_DONE 0x03000000
661#define SDRAM_DLCR_DLCS_ERROR 0x04000000
662#define SDRAM_DLCR_DLCV_MASK 0x000001FF
663#define SDRAM_DLCR_DLCV_ENCODE(n) ((((unsigned long)(n))&0x1FF)<<0)
664#define SDRAM_DLCR_DLCV_DECODE(n) ((((unsigned long)(n))>>0)&0x1FF)
665
666/*-----------------------------------------------------------------------------+
667| SDRAM Controller On Die Termination Register
668+-----------------------------------------------------------------------------*/
669#define SDRAM_CODT_ODT_ON 0x80000000
670#define SDRAM_CODT_ODT_OFF 0x00000000
671#define SDRAM_CODT_DQS_VOLTAGE_DDR_MASK 0x00000020
672#define SDRAM_CODT_DQS_2_5_V_DDR1 0x00000000
673#define SDRAM_CODT_DQS_1_8_V_DDR2 0x00000020
674#define SDRAM_CODT_DQS_MASK 0x00000010
675#define SDRAM_CODT_DQS_DIFFERENTIAL 0x00000000
676#define SDRAM_CODT_DQS_SINGLE_END 0x00000010
677#define SDRAM_CODT_CKSE_DIFFERENTIAL 0x00000000
678#define SDRAM_CODT_CKSE_SINGLE_END 0x00000008
679#define SDRAM_CODT_FEEBBACK_RCV_SINGLE_END 0x00000004
680#define SDRAM_CODT_FEEBBACK_DRV_SINGLE_END 0x00000002
681#define SDRAM_CODT_IO_HIZ 0x00000000
682#define SDRAM_CODT_IO_NMODE 0x00000001
683
684/*-----------------------------------------------------------------------------+
685| SDRAM Mode Register
686+-----------------------------------------------------------------------------*/
687#define SDRAM_MMODE_WR_MASK 0x00000E00
688#define SDRAM_MMODE_WR_DDR1 0x00000000
689#define SDRAM_MMODE_WR_DDR2_3_CYC 0x00000400
690#define SDRAM_MMODE_WR_DDR2_4_CYC 0x00000600
691#define SDRAM_MMODE_WR_DDR2_5_CYC 0x00000800
692#define SDRAM_MMODE_WR_DDR2_6_CYC 0x00000A00
693#define SDRAM_MMODE_DCL_MASK 0x00000070
694#define SDRAM_MMODE_DCL_DDR1_2_0_CLK 0x00000020
695#define SDRAM_MMODE_DCL_DDR1_2_5_CLK 0x00000060
696#define SDRAM_MMODE_DCL_DDR1_3_0_CLK 0x00000030
697#define SDRAM_MMODE_DCL_DDR2_2_0_CLK 0x00000020
698#define SDRAM_MMODE_DCL_DDR2_3_0_CLK 0x00000030
699#define SDRAM_MMODE_DCL_DDR2_4_0_CLK 0x00000040
700#define SDRAM_MMODE_DCL_DDR2_5_0_CLK 0x00000050
701#define SDRAM_MMODE_DCL_DDR2_6_0_CLK 0x00000060
702#define SDRAM_MMODE_DCL_DDR2_7_0_CLK 0x00000070
703
704/*-----------------------------------------------------------------------------+
705| SDRAM Extended Mode Register
706+-----------------------------------------------------------------------------*/
707#define SDRAM_MEMODE_DIC_MASK 0x00000002
708#define SDRAM_MEMODE_DIC_NORMAL 0x00000000
709#define SDRAM_MEMODE_DIC_WEAK 0x00000002
710#define SDRAM_MEMODE_DLL_MASK 0x00000001
711#define SDRAM_MEMODE_DLL_DISABLE 0x00000001
712#define SDRAM_MEMODE_DLL_ENABLE 0x00000000
713#define SDRAM_MEMODE_RTT_MASK 0x00000044
714#define SDRAM_MEMODE_RTT_DISABLED 0x00000000
715#define SDRAM_MEMODE_RTT_75OHM 0x00000004
716#define SDRAM_MEMODE_RTT_150OHM 0x00000040
717#define SDRAM_MEMODE_DQS_MASK 0x00000400
718#define SDRAM_MEMODE_DQS_DISABLE 0x00000400
719#define SDRAM_MEMODE_DQS_ENABLE 0x00000000
720
721/*-----------------------------------------------------------------------------+
722| SDRAM Clock Timing Register
723+-----------------------------------------------------------------------------*/
724#define SDRAM_CLKTR_CLKP_MASK 0xC0000000
725#define SDRAM_CLKTR_CLKP_0_DEG 0x00000000
726#define SDRAM_CLKTR_CLKP_180_DEG_ADV 0x80000000
727
728/*-----------------------------------------------------------------------------+
729| SDRAM Write Timing Register
730+-----------------------------------------------------------------------------*/
731#define SDRAM_WRDTR_LLWP_MASK 0x10000000
732#define SDRAM_WRDTR_LLWP_DIS 0x10000000
733#define SDRAM_WRDTR_LLWP_1_CYC 0x00000000
734#define SDRAM_WRDTR_WTR_MASK 0x0E000000
735#define SDRAM_WRDTR_WTR_0_DEG 0x06000000
Stefan Roesea8856e32007-02-20 10:57:08 +0100[diff] [blame]736#define SDRAM_WRDTR_WTR_90_DEG_ADV 0x04000000
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]737#define SDRAM_WRDTR_WTR_180_DEG_ADV 0x02000000
738#define SDRAM_WRDTR_WTR_270_DEG_ADV 0x00000000
739
740/*-----------------------------------------------------------------------------+
741| SDRAM SDTR1 Options
742+-----------------------------------------------------------------------------*/
743#define SDRAM_SDTR1_LDOF_MASK 0x80000000
744#define SDRAM_SDTR1_LDOF_1_CLK 0x00000000
745#define SDRAM_SDTR1_LDOF_2_CLK 0x80000000
746#define SDRAM_SDTR1_RTW_MASK 0x00F00000
747#define SDRAM_SDTR1_RTW_2_CLK 0x00200000
748#define SDRAM_SDTR1_RTW_3_CLK 0x00300000
749#define SDRAM_SDTR1_WTWO_MASK 0x000F0000
750#define SDRAM_SDTR1_WTWO_0_CLK 0x00000000
751#define SDRAM_SDTR1_WTWO_1_CLK 0x00010000
752#define SDRAM_SDTR1_RTRO_MASK 0x0000F000
753#define SDRAM_SDTR1_RTRO_1_CLK 0x00001000
754#define SDRAM_SDTR1_RTRO_2_CLK 0x00002000
755
756/*-----------------------------------------------------------------------------+
757| SDRAM SDTR2 Options
758+-----------------------------------------------------------------------------*/
759#define SDRAM_SDTR2_RCD_MASK 0xF0000000
760#define SDRAM_SDTR2_RCD_1_CLK 0x10000000
761#define SDRAM_SDTR2_RCD_2_CLK 0x20000000
762#define SDRAM_SDTR2_RCD_3_CLK 0x30000000
763#define SDRAM_SDTR2_RCD_4_CLK 0x40000000
764#define SDRAM_SDTR2_RCD_5_CLK 0x50000000
765#define SDRAM_SDTR2_WTR_MASK 0x0F000000
766#define SDRAM_SDTR2_WTR_1_CLK 0x01000000
767#define SDRAM_SDTR2_WTR_2_CLK 0x02000000
768#define SDRAM_SDTR2_WTR_3_CLK 0x03000000
769#define SDRAM_SDTR2_WTR_4_CLK 0x04000000
770#define SDRAM_SDTR3_WTR_ENCODE(n) ((((unsigned long)(n))&0xF)<<24)
771#define SDRAM_SDTR2_XSNR_MASK 0x00FF0000
772#define SDRAM_SDTR2_XSNR_8_CLK 0x00080000
773#define SDRAM_SDTR2_XSNR_16_CLK 0x00100000
774#define SDRAM_SDTR2_XSNR_32_CLK 0x00200000
775#define SDRAM_SDTR2_XSNR_64_CLK 0x00400000
776#define SDRAM_SDTR2_WPC_MASK 0x0000F000
777#define SDRAM_SDTR2_WPC_2_CLK 0x00002000
778#define SDRAM_SDTR2_WPC_3_CLK 0x00003000
779#define SDRAM_SDTR2_WPC_4_CLK 0x00004000
780#define SDRAM_SDTR2_WPC_5_CLK 0x00005000
781#define SDRAM_SDTR2_WPC_6_CLK 0x00006000
782#define SDRAM_SDTR3_WPC_ENCODE(n) ((((unsigned long)(n))&0xF)<<12)
783#define SDRAM_SDTR2_RPC_MASK 0x00000F00
784#define SDRAM_SDTR2_RPC_2_CLK 0x00000200
785#define SDRAM_SDTR2_RPC_3_CLK 0x00000300
786#define SDRAM_SDTR2_RPC_4_CLK 0x00000400
787#define SDRAM_SDTR2_RP_MASK 0x000000F0
788#define SDRAM_SDTR2_RP_3_CLK 0x00000030
789#define SDRAM_SDTR2_RP_4_CLK 0x00000040
790#define SDRAM_SDTR2_RP_5_CLK 0x00000050
791#define SDRAM_SDTR2_RP_6_CLK 0x00000060
792#define SDRAM_SDTR2_RP_7_CLK 0x00000070
793#define SDRAM_SDTR2_RRD_MASK 0x0000000F
794#define SDRAM_SDTR2_RRD_2_CLK 0x00000002
795#define SDRAM_SDTR2_RRD_3_CLK 0x00000003
796
797/*-----------------------------------------------------------------------------+
798| SDRAM SDTR3 Options
799+-----------------------------------------------------------------------------*/
800#define SDRAM_SDTR3_RAS_MASK 0x1F000000
801#define SDRAM_SDTR3_RAS_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
802#define SDRAM_SDTR3_RC_MASK 0x001F0000
803#define SDRAM_SDTR3_RC_ENCODE(n) ((((unsigned long)(n))&0x1F)<<16)
804#define SDRAM_SDTR3_XCS_MASK 0x00001F00
805#define SDRAM_SDTR3_XCS 0x00000D00
806#define SDRAM_SDTR3_RFC_MASK 0x0000003F
807#define SDRAM_SDTR3_RFC_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
808
809/*-----------------------------------------------------------------------------+
810| Memory Bank 0-1 configuration
811+-----------------------------------------------------------------------------*/
812#define SDRAM_BXCF_M_AM_MASK 0x00000F00 /* Addressing mode */
813#define SDRAM_BXCF_M_AM_0 0x00000000 /* Mode 0 */
814#define SDRAM_BXCF_M_AM_1 0x00000100 /* Mode 1 */
815#define SDRAM_BXCF_M_AM_2 0x00000200 /* Mode 2 */
816#define SDRAM_BXCF_M_AM_3 0x00000300 /* Mode 3 */
817#define SDRAM_BXCF_M_AM_4 0x00000400 /* Mode 4 */
818#define SDRAM_BXCF_M_AM_5 0x00000500 /* Mode 5 */
819#define SDRAM_BXCF_M_AM_6 0x00000600 /* Mode 6 */
820#define SDRAM_BXCF_M_AM_7 0x00000700 /* Mode 7 */
821#define SDRAM_BXCF_M_AM_8 0x00000800 /* Mode 8 */
822#define SDRAM_BXCF_M_AM_9 0x00000900 /* Mode 9 */
823#define SDRAM_BXCF_M_BE_MASK 0x00000001 /* Memory Bank Enable */
824#define SDRAM_BXCF_M_BE_DISABLE 0x00000000 /* Memory Bank Enable */
825#define SDRAM_BXCF_M_BE_ENABLE 0x00000001 /* Memory Bank Enable */
826#endif /* CONFIG_440SPE */
827
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]828/*-----------------------------------------------------------------------------
Wolfgang Denkff4b91f2005-09-25 16:01:42 +0200[diff] [blame]829 | External Bus Controller
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]830 +----------------------------------------------------------------------------*/
831#define EBC_DCR_BASE 0x12
832#define ebccfga (EBC_DCR_BASE+0x0) /* External bus controller addr reg */
833#define ebccfgd (EBC_DCR_BASE+0x1) /* External bus controller data reg */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]834/* values for ebccfga register - indirect addressing of these regs */
835#define pb0cr 0x00 /* periph bank 0 config reg */
836#define pb1cr 0x01 /* periph bank 1 config reg */
837#define pb2cr 0x02 /* periph bank 2 config reg */
838#define pb3cr 0x03 /* periph bank 3 config reg */
839#define pb4cr 0x04 /* periph bank 4 config reg */
840#define pb5cr 0x05 /* periph bank 5 config reg */
841#define pb6cr 0x06 /* periph bank 6 config reg */
842#define pb7cr 0x07 /* periph bank 7 config reg */
843#define pb0ap 0x10 /* periph bank 0 access parameters */
844#define pb1ap 0x11 /* periph bank 1 access parameters */
845#define pb2ap 0x12 /* periph bank 2 access parameters */
846#define pb3ap 0x13 /* periph bank 3 access parameters */
847#define pb4ap 0x14 /* periph bank 4 access parameters */
848#define pb5ap 0x15 /* periph bank 5 access parameters */
849#define pb6ap 0x16 /* periph bank 6 access parameters */
850#define pb7ap 0x17 /* periph bank 7 access parameters */
851#define pbear 0x20 /* periph bus error addr reg */
852#define pbesr 0x21 /* periph bus error status reg */
853#define xbcfg 0x23 /* external bus configuration reg */
Stefan Roesea8856e32007-02-20 10:57:08 +0100[diff] [blame]854#define EBC0_CFG 0x23 /* external bus configuration reg */
Wolfgang Denkff4b91f2005-09-25 16:01:42 +0200[diff] [blame]855#define xbcid 0x24 /* external bus core id reg */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]856
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]857#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
858 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]859
860/* PLB4 to PLB3 Bridge OUT */
861#define P4P3_DCR_BASE 0x020
862#define p4p3_esr0_read (P4P3_DCR_BASE+0x0)
863#define p4p3_esr0_write (P4P3_DCR_BASE+0x1)
864#define p4p3_eadr (P4P3_DCR_BASE+0x2)
865#define p4p3_euadr (P4P3_DCR_BASE+0x3)
866#define p4p3_esr1_read (P4P3_DCR_BASE+0x4)
867#define p4p3_esr1_write (P4P3_DCR_BASE+0x5)
868#define p4p3_confg (P4P3_DCR_BASE+0x6)
869#define p4p3_pic (P4P3_DCR_BASE+0x7)
870#define p4p3_peir (P4P3_DCR_BASE+0x8)
871#define p4p3_rev (P4P3_DCR_BASE+0xA)
872
873/* PLB3 to PLB4 Bridge IN */
874#define P3P4_DCR_BASE 0x030
875#define p3p4_esr0_read (P3P4_DCR_BASE+0x0)
876#define p3p4_esr0_write (P3P4_DCR_BASE+0x1)
877#define p3p4_eadr (P3P4_DCR_BASE+0x2)
878#define p3p4_euadr (P3P4_DCR_BASE+0x3)
879#define p3p4_esr1_read (P3P4_DCR_BASE+0x4)
880#define p3p4_esr1_write (P3P4_DCR_BASE+0x5)
881#define p3p4_confg (P3P4_DCR_BASE+0x6)
882#define p3p4_pic (P3P4_DCR_BASE+0x7)
883#define p3p4_peir (P3P4_DCR_BASE+0x8)
884#define p3p4_rev (P3P4_DCR_BASE+0xA)
885
886/* PLB3 Arbiter */
887#define PLB3_DCR_BASE 0x070
888#define plb3_revid (PLB3_DCR_BASE+0x2)
889#define plb3_besr (PLB3_DCR_BASE+0x3)
890#define plb3_bear (PLB3_DCR_BASE+0x6)
891#define plb3_acr (PLB3_DCR_BASE+0x7)
892
893/* PLB4 Arbiter - PowerPC440EP Pass1 */
894#define PLB4_DCR_BASE 0x080
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]895#define plb4_acr (PLB4_DCR_BASE+0x1)
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]896#define plb4_revid (PLB4_DCR_BASE+0x2)
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]897#define plb4_besr (PLB4_DCR_BASE+0x4)
898#define plb4_bearl (PLB4_DCR_BASE+0x6)
899#define plb4_bearh (PLB4_DCR_BASE+0x7)
900
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]901#define PLB4_ACR_WRP (0x80000000 >> 7)
902
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]903/* Nebula PLB4 Arbiter - PowerPC440EP */
904#define PLB_ARBITER_BASE 0x80
905
906#define plb0_revid (PLB_ARBITER_BASE+ 0x00)
907#define plb0_acr (PLB_ARBITER_BASE+ 0x01)
908#define plb0_acr_ppm_mask 0xF0000000
909#define plb0_acr_ppm_fixed 0x00000000
910#define plb0_acr_ppm_fair 0xD0000000
911#define plb0_acr_hbu_mask 0x08000000
912#define plb0_acr_hbu_disabled 0x00000000
913#define plb0_acr_hbu_enabled 0x08000000
914#define plb0_acr_rdp_mask 0x06000000
915#define plb0_acr_rdp_disabled 0x00000000
916#define plb0_acr_rdp_2deep 0x02000000
917#define plb0_acr_rdp_3deep 0x04000000
918#define plb0_acr_rdp_4deep 0x06000000
919#define plb0_acr_wrp_mask 0x01000000
920#define plb0_acr_wrp_disabled 0x00000000
921#define plb0_acr_wrp_2deep 0x01000000
922
923#define plb0_besrl (PLB_ARBITER_BASE+ 0x02)
924#define plb0_besrh (PLB_ARBITER_BASE+ 0x03)
925#define plb0_bearl (PLB_ARBITER_BASE+ 0x04)
926#define plb0_bearh (PLB_ARBITER_BASE+ 0x05)
927#define plb0_ccr (PLB_ARBITER_BASE+ 0x08)
928
929#define plb1_acr (PLB_ARBITER_BASE+ 0x09)
930#define plb1_acr_ppm_mask 0xF0000000
931#define plb1_acr_ppm_fixed 0x00000000
932#define plb1_acr_ppm_fair 0xD0000000
933#define plb1_acr_hbu_mask 0x08000000
934#define plb1_acr_hbu_disabled 0x00000000
935#define plb1_acr_hbu_enabled 0x08000000
936#define plb1_acr_rdp_mask 0x06000000
937#define plb1_acr_rdp_disabled 0x00000000
938#define plb1_acr_rdp_2deep 0x02000000
939#define plb1_acr_rdp_3deep 0x04000000
940#define plb1_acr_rdp_4deep 0x06000000
941#define plb1_acr_wrp_mask 0x01000000
942#define plb1_acr_wrp_disabled 0x00000000
943#define plb1_acr_wrp_2deep 0x01000000
944
945#define plb1_besrl (PLB_ARBITER_BASE+ 0x0A)
946#define plb1_besrh (PLB_ARBITER_BASE+ 0x0B)
947#define plb1_bearl (PLB_ARBITER_BASE+ 0x0C)
948#define plb1_bearh (PLB_ARBITER_BASE+ 0x0D)
949
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]950#if defined(CONFIG_440EP) || defined(CONFIG_440GR)
Stefan Roese363330b2005-08-04 17:09:16 +0200[diff] [blame]951/* Pin Function Control Register 1 */
952#define SDR0_PFC1 0x4101
953#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
954#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
955#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
956#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
957#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
958#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
959#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
960#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
961#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
962#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
963#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
964#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
965#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
966#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
967#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
968#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
969#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
970#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
971#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
972#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
973#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
974#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
975#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
976#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
977
978#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
979#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
980#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
981#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
982
983/* USB Control Register */
984#define SDR0_USB0 0x0320
985#define SDR0_USB0_USB_DEVSEL_MASK 0x00000002 /* USB Device Selection */
986#define SDR0_USB0_USB20D_DEVSEL 0x00000000 /* USB2.0 Device Selected */
987#define SDR0_USB0_USB11D_DEVSEL 0x00000002 /* USB1.1 Device Selected */
988#define SDR0_USB0_LEEN_MASK 0x00000001 /* Little Endian selection */
989#define SDR0_USB0_LEEN_DISABLE 0x00000000 /* Little Endian Disable */
990#define SDR0_USB0_LEEN_ENABLE 0x00000001 /* Little Endian Enable */
991
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]992/* Miscealleneaous Function Reg. */
993#define SDR0_MFR 0x4300
994#define SDR0_MFR_ETH0_CLK_SEL_MASK 0x08000000 /* Ethernet0 Clock Select */
995#define SDR0_MFR_ETH0_CLK_SEL_EXT 0x00000000
996#define SDR0_MFR_ETH1_CLK_SEL_MASK 0x04000000 /* Ethernet1 Clock Select */
997#define SDR0_MFR_ETH1_CLK_SEL_EXT 0x00000000
998#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
999#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
1000#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
1001#define SDR0_MFR_ZMII_MODE_RMII_10M 0x02000000 /* ZMII Mode RMII - 10 Mbs */
1002#define SDR0_MFR_ZMII_MODE_RMII_100M 0x03000000 /* ZMII Mode RMII - 100 Mbs */
1003#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
1004#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
1005#define SDR0_MFR_ZM_ENCODE(n) ((((unsigned long)(n))&0x3)<<24)
1006#define SDR0_MFR_ZM_DECODE(n) ((((unsigned long)(n))<<24)&0x3)
1007
1008#define SDR0_MFR_ERRATA3_EN0 0x00800000
1009#define SDR0_MFR_ERRATA3_EN1 0x00400000
1010#define SDR0_MFR_PKT_REJ_MASK 0x00180000 /* Pkt Rej. Enable Mask */
1011#define SDR0_MFR_PKT_REJ_EN 0x00180000 /* Pkt Rej. Enable on both EMAC3 0-1 */
1012#define SDR0_MFR_PKT_REJ_EN0 0x00100000 /* Pkt Rej. Enable on EMAC3(0) */
1013#define SDR0_MFR_PKT_REJ_EN1 0x00080000 /* Pkt Rej. Enable on EMAC3(1) */
1014#define SDR0_MFR_PKT_REJ_POL 0x00200000 /* Packet Reject Polarity */
1015
1016#endif /* defined(CONFIG_440EP) || defined(CONFIG_440GR) */
1017
1018#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1019#define SDR_USB2D0CR 0x0320
1020#define SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK 0x00000004 /* USB 2.0 Device/EBC Master Selection */
1021#define SDR0_USB2D0CR_USB2DEV_SELECTION 0x00000004 /* USB 2.0 Device Selection */
1022#define SDR0_USB2D0CR_EBC_SELECTION 0x00000000 /* EBC Selection */
1023
1024#define SDR0_USB2D0CR_USB_DEV_INT_SEL_MASK 0x00000002 /* USB Device Interface Selection */
1025#define SDR0_USB2D0CR_USB20D_DEVSEL 0x00000000 /* USB2.0 Device Selected */
1026#define SDR0_USB2D0CR_USB11D_DEVSEL 0x00000002 /* USB1.1 Device Selected */
1027
1028#define SDR0_USB2D0CR_LEEN_MASK 0x00000001 /* Little Endian selection */
1029#define SDR0_USB2D0CR_LEEN_DISABLE 0x00000000 /* Little Endian Disable */
1030#define SDR0_USB2D0CR_LEEN_ENABLE 0x00000001 /* Little Endian Enable */
1031
1032/* USB2 Host Control Register */
1033#define SDR0_USB2H0CR 0x0340
1034#define SDR0_USB2H0CR_WDINT_MASK 0x00000001 /* Host UTMI Word Interface */
1035#define SDR0_USB2H0CR_WDINT_8BIT_60MHZ 0x00000000 /* 8-bit/60MHz */
1036#define SDR0_USB2H0CR_WDINT_16BIT_30MHZ 0x00000001 /* 16-bit/30MHz */
1037#define SDR0_USB2H0CR_EFLADJ_MASK 0x0000007e /* EHCI Frame Length Adjustment */
1038
1039/* Pin Function Control Register 1 */
1040#define SDR0_PFC1 0x4101
1041#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
1042#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
1043#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
1044
1045#define SDR0_PFC1_SELECT_MASK 0x01C00000 /* Ethernet Pin Select EMAC 0 */
1046#define SDR0_PFC1_SELECT_CONFIG_1_1 0x00C00000 /* 1xMII using RGMII bridge */
1047#define SDR0_PFC1_SELECT_CONFIG_1_2 0x00000000 /* 1xMII using ZMII bridge */
1048#define SDR0_PFC1_SELECT_CONFIG_2 0x00C00000 /* 1xGMII using RGMII bridge */
1049#define SDR0_PFC1_SELECT_CONFIG_3 0x01000000 /* 1xTBI using RGMII bridge */
1050#define SDR0_PFC1_SELECT_CONFIG_4 0x01400000 /* 2xRGMII using RGMII bridge */
1051#define SDR0_PFC1_SELECT_CONFIG_5 0x01800000 /* 2xRTBI using RGMII bridge */
1052#define SDR0_PFC1_SELECT_CONFIG_6 0x00800000 /* 2xSMII using ZMII bridge */
1053
1054#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
1055#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
1056#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
1057#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
1058#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
1059#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
1060#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
1061#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
1062#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
1063#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
1064#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
1065#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
1066#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
1067#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
1068#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
1069#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
1070#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
1071#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
1072#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
1073#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
1074#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
1075
1076#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
1077#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
1078#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
1079#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
1080
1081/* Ethernet PLL Configuration Register */
1082#define SDR0_PFC2 0x4102
1083#define SDR0_PFC2_TUNE_MASK 0x01FF8000 /* Loop stability tuning bits */
1084#define SDR0_PFC2_MULTI_MASK 0x00007C00 /* Frequency multiplication selector */
1085#define SDR0_PFC2_RANGEB_MASK 0x00000380 /* PLLOUTB/C frequency selector */
1086#define SDR0_PFC2_RANGEA_MASK 0x00000071 /* PLLOUTA frequency selector */
1087
1088#define SDR0_PFC2_SELECT_MASK 0xE0000000 /* Ethernet Pin select EMAC1 */
1089#define SDR0_PFC2_SELECT_CONFIG_1_1 0x60000000 /* 1xMII using RGMII bridge */
1090#define SDR0_PFC2_SELECT_CONFIG_1_2 0x00000000 /* 1xMII using ZMII bridge */
1091#define SDR0_PFC2_SELECT_CONFIG_2 0x60000000 /* 1xGMII using RGMII bridge */
1092#define SDR0_PFC2_SELECT_CONFIG_3 0x80000000 /* 1xTBI using RGMII bridge */
1093#define SDR0_PFC2_SELECT_CONFIG_4 0xA0000000 /* 2xRGMII using RGMII bridge */
1094#define SDR0_PFC2_SELECT_CONFIG_5 0xC0000000 /* 2xRTBI using RGMII bridge */
1095#define SDR0_PFC2_SELECT_CONFIG_6 0x40000000 /* 2xSMII using ZMII bridge */
1096
1097/* USB2PHY0 Control Register */
1098#define SDR0_USB2PHY0CR 0x4103
1099#define SDR0_USB2PHY0CR_UTMICN_MASK 0x00100000 /* PHY UTMI interface connection */
1100#define SDR0_USB2PHY0CR_UTMICN_DEV 0x00000000 /* Device support */
1101#define SDR0_USB2PHY0CR_UTMICN_HOST 0x00100000 /* Host support */
1102
1103#define SDR0_USB2PHY0CR_DWNSTR_MASK 0x00400000 /* Select downstream port mode */
1104#define SDR0_USB2PHY0CR_DWNSTR_DEV 0x00000000 /* Device */
1105#define SDR0_USB2PHY0CR_DWNSTR_HOST 0x00400000 /* Host */
1106
1107#define SDR0_USB2PHY0CR_DVBUS_MASK 0x00800000 /* VBus detect (Device mode only) */
1108#define SDR0_USB2PHY0CR_DVBUS_PURDIS 0x00000000 /* Pull-up resistance on D+ is disabled */
1109#define SDR0_USB2PHY0CR_DVBUS_PUREN 0x00800000 /* Pull-up resistance on D+ is enabled */
1110
1111#define SDR0_USB2PHY0CR_WDINT_MASK 0x01000000 /* PHY UTMI data width and clock select */
1112#define SDR0_USB2PHY0CR_WDINT_8BIT_60MHZ 0x00000000 /* 8-bit data/60MHz */
1113#define SDR0_USB2PHY0CR_WDINT_16BIT_30MHZ 0x01000000 /* 16-bit data/30MHz */
1114
1115#define SDR0_USB2PHY0CR_LOOPEN_MASK 0x02000000 /* Loop back test enable */
1116#define SDR0_USB2PHY0CR_LOOP_ENABLE 0x00000000 /* Loop back disabled */
1117#define SDR0_USB2PHY0CR_LOOP_DISABLE 0x02000000 /* Loop back enabled (only test purposes) */
1118
1119#define SDR0_USB2PHY0CR_XOON_MASK 0x04000000 /* Force XO block on during a suspend */
1120#define SDR0_USB2PHY0CR_XO_ON 0x00000000 /* PHY XO block is powered-on */
1121#define SDR0_USB2PHY0CR_XO_OFF 0x04000000 /* PHY XO block is powered-off when all ports are suspended */
1122
1123#define SDR0_USB2PHY0CR_PWRSAV_MASK 0x08000000 /* Select PHY power-save mode */
1124#define SDR0_USB2PHY0CR_PWRSAV_OFF 0x00000000 /* Non-power-save mode */
1125#define SDR0_USB2PHY0CR_PWRSAV_ON 0x08000000 /* Power-save mode. Valid only for full-speed operation */
1126
1127#define SDR0_USB2PHY0CR_XOREF_MASK 0x10000000 /* Select reference clock source */
1128#define SDR0_USB2PHY0CR_XOREF_INTERNAL 0x00000000 /* PHY PLL uses chip internal 48M clock as a reference */
1129#define SDR0_USB2PHY0CR_XOREF_XO 0x10000000 /* PHY PLL uses internal XO block output as a reference */
1130
1131#define SDR0_USB2PHY0CR_XOCLK_MASK 0x20000000 /* Select clock for XO block */
1132#define SDR0_USB2PHY0CR_XOCLK_EXTERNAL 0x00000000 /* PHY macro used an external clock */
1133#define SDR0_USB2PHY0CR_XOCLK_CRYSTAL 0x20000000 /* PHY macro uses the clock from a crystal */
1134
1135#define SDR0_USB2PHY0CR_CLKSEL_MASK 0xc0000000 /* Select ref clk freq */
1136#define SDR0_USB2PHY0CR_CLKSEL_12MHZ 0x00000000 /* Select ref clk freq = 12 MHz*/
1137#define SDR0_USB2PHY0CR_CLKSEL_48MHZ 0x40000000 /* Select ref clk freq = 48 MHz*/
1138#define SDR0_USB2PHY0CR_CLKSEL_24MHZ 0x80000000 /* Select ref clk freq = 24 MHz*/
1139
1140/* Miscealleneaous Function Reg. */
1141#define SDR0_MFR 0x4300
1142#define SDR0_MFR_ETH0_CLK_SEL_MASK 0x08000000 /* Ethernet0 Clock Select */
1143#define SDR0_MFR_ETH0_CLK_SEL_EXT 0x00000000
1144#define SDR0_MFR_ETH1_CLK_SEL_MASK 0x04000000 /* Ethernet1 Clock Select */
1145#define SDR0_MFR_ETH1_CLK_SEL_EXT 0x00000000
1146#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
1147#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
1148#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
1149#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
1150#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
1151#define SDR0_MFR_ZM_ENCODE(n) ((((unsigned long)(n))&0x3)<<24)
1152#define SDR0_MFR_ZM_DECODE(n) ((((unsigned long)(n))<<24)&0x3)
1153
1154#define SDR0_MFR_ERRATA3_EN0 0x00800000
1155#define SDR0_MFR_ERRATA3_EN1 0x00400000
1156#define SDR0_MFR_PKT_REJ_MASK 0x00180000 /* Pkt Rej. Enable Mask */
1157#define SDR0_MFR_PKT_REJ_EN 0x00180000 /* Pkt Rej. Enable on both EMAC3 0-1 */
1158#define SDR0_MFR_PKT_REJ_EN0 0x00100000 /* Pkt Rej. Enable on EMAC3(0) */
1159#define SDR0_MFR_PKT_REJ_EN1 0x00080000 /* Pkt Rej. Enable on EMAC3(1) */
1160#define SDR0_MFR_PKT_REJ_POL 0x00200000 /* Packet Reject Polarity */
1161
1162#endif /* defined(CONFIG_440EPX) || defined(CONFIG_440GRX) */
1163
Stefan Roese363330b2005-08-04 17:09:16 +0200[diff] [blame]1164/* CUST0 Customer Configuration Register0 */
1165#define SDR0_CUST0 0x4000
1166#define SDR0_CUST0_MUX_E_N_G_MASK 0xC0000000 /* Mux_Emac_NDFC_GPIO */
1167#define SDR0_CUST0_MUX_EMAC_SEL 0x40000000 /* Emac Selection */
1168#define SDR0_CUST0_MUX_NDFC_SEL 0x80000000 /* NDFC Selection */
1169#define SDR0_CUST0_MUX_GPIO_SEL 0xC0000000 /* GPIO Selection */
1170
1171#define SDR0_CUST0_NDFC_EN_MASK 0x20000000 /* NDFC Enable Mask */
1172#define SDR0_CUST0_NDFC_ENABLE 0x20000000 /* NDFC Enable */
1173#define SDR0_CUST0_NDFC_DISABLE 0x00000000 /* NDFC Disable */
1174
1175#define SDR0_CUST0_NDFC_BW_MASK 0x10000000 /* NDFC Boot Width */
1176#define SDR0_CUST0_NDFC_BW_16_BIT 0x10000000 /* NDFC Boot Width = 16 Bit */
1177#define SDR0_CUST0_NDFC_BW_8_BIT 0x00000000 /* NDFC Boot Width = 8 Bit */
1178
1179#define SDR0_CUST0_NDFC_BP_MASK 0x0F000000 /* NDFC Boot Page */
1180#define SDR0_CUST0_NDFC_BP_ENCODE(n) ((((unsigned long)(n))&0xF)<<24)
1181#define SDR0_CUST0_NDFC_BP_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
1182
1183#define SDR0_CUST0_NDFC_BAC_MASK 0x00C00000 /* NDFC Boot Address Cycle */
1184#define SDR0_CUST0_NDFC_BAC_ENCODE(n) ((((unsigned long)(n))&0x3)<<22)
1185#define SDR0_CUST0_NDFC_BAC_DECODE(n) ((((unsigned long)(n))>>22)&0x03)
1186
1187#define SDR0_CUST0_NDFC_ARE_MASK 0x00200000 /* NDFC Auto Read Enable */
1188#define SDR0_CUST0_NDFC_ARE_ENABLE 0x00200000 /* NDFC Auto Read Enable */
1189#define SDR0_CUST0_NDFC_ARE_DISABLE 0x00000000 /* NDFC Auto Read Disable */
1190
1191#define SDR0_CUST0_NRB_MASK 0x00100000 /* NDFC Ready / Busy */
1192#define SDR0_CUST0_NRB_BUSY 0x00100000 /* Busy */
1193#define SDR0_CUST0_NRB_READY 0x00000000 /* Ready */
1194
1195#define SDR0_CUST0_NDRSC_MASK 0x0000FFF0 /* NDFC Device Reset Count Mask */
1196#define SDR0_CUST0_NDRSC_ENCODE(n) ((((unsigned long)(n))&0xFFF)<<4)
1197#define SDR0_CUST0_NDRSC_DECODE(n) ((((unsigned long)(n))>>4)&0xFFF)
1198
1199#define SDR0_CUST0_CHIPSELGAT_MASK 0x0000000F /* Chip Select Gating Mask */
1200#define SDR0_CUST0_CHIPSELGAT_DIS 0x00000000 /* Chip Select Gating Disable */
1201#define SDR0_CUST0_CHIPSELGAT_ENALL 0x0000000F /* All Chip Select Gating Enable */
1202#define SDR0_CUST0_CHIPSELGAT_EN0 0x00000008 /* Chip Select0 Gating Enable */
1203#define SDR0_CUST0_CHIPSELGAT_EN1 0x00000004 /* Chip Select1 Gating Enable */
1204#define SDR0_CUST0_CHIPSELGAT_EN2 0x00000002 /* Chip Select2 Gating Enable */
1205#define SDR0_CUST0_CHIPSELGAT_EN3 0x00000001 /* Chip Select3 Gating Enable */
1206
1207/* CUST1 Customer Configuration Register1 */
1208#define SDR0_CUST1 0x4002
1209#define SDR0_CUST1_NDRSC_MASK 0xFFFF0000 /* NDRSC Device Read Count */
1210#define SDR0_CUST1_NDRSC_ENCODE(n) ((((unsigned long)(n))&0xFFFF)<<16)
1211#define SDR0_CUST1_NDRSC_DECODE(n) ((((unsigned long)(n))>>16)&0xFFFF)
1212
1213/* Pin Function Control Register 0 */
1214#define SDR0_PFC0 0x4100
1215#define SDR0_PFC0_CPU_TR_EN_MASK 0x00000100 /* CPU Trace Enable Mask */
1216#define SDR0_PFC0_CPU_TRACE_EN 0x00000100 /* CPU Trace Enable */
1217#define SDR0_PFC0_CPU_TRACE_DIS 0x00000100 /* CPU Trace Disable */
1218#define SDR0_PFC0_CTE_ENCODE(n) ((((unsigned long)(n))&0x01)<<8)
1219#define SDR0_PFC0_CTE_DECODE(n) ((((unsigned long)(n))>>8)&0x01)
1220
1221/* Pin Function Control Register 1 */
1222#define SDR0_PFC1 0x4101
1223#define SDR0_PFC1_U1ME_MASK 0x02000000 /* UART1 Mode Enable */
1224#define SDR0_PFC1_U1ME_DSR_DTR 0x00000000 /* UART1 in DSR/DTR Mode */
1225#define SDR0_PFC1_U1ME_CTS_RTS 0x02000000 /* UART1 in CTS/RTS Mode */
1226#define SDR0_PFC1_U0ME_MASK 0x00080000 /* UART0 Mode Enable */
1227#define SDR0_PFC1_U0ME_DSR_DTR 0x00000000 /* UART0 in DSR/DTR Mode */
1228#define SDR0_PFC1_U0ME_CTS_RTS 0x00080000 /* UART0 in CTS/RTS Mode */
1229#define SDR0_PFC1_U0IM_MASK 0x00040000 /* UART0 Interface Mode */
1230#define SDR0_PFC1_U0IM_8PINS 0x00000000 /* UART0 Interface Mode 8 pins */
1231#define SDR0_PFC1_U0IM_4PINS 0x00040000 /* UART0 Interface Mode 4 pins */
1232#define SDR0_PFC1_SIS_MASK 0x00020000 /* SCP or IIC1 Selection */
1233#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
1234#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
1235#define SDR0_PFC1_UES_MASK 0x00010000 /* USB2D_RX_Active / EBC_Hold Req Selection */
1236#define SDR0_PFC1_UES_USB2D_SEL 0x00000000 /* USB2D_RX_Active Selected */
1237#define SDR0_PFC1_UES_EBCHR_SEL 0x00010000 /* EBC_Hold Req Selected */
1238#define SDR0_PFC1_DIS_MASK 0x00008000 /* DMA_Req(1) / UIC_IRQ(5) Selection */
1239#define SDR0_PFC1_DIS_DMAR_SEL 0x00000000 /* DMA_Req(1) Selected */
1240#define SDR0_PFC1_DIS_UICIRQ5_SEL 0x00008000 /* UIC_IRQ(5) Selected */
1241#define SDR0_PFC1_ERE_MASK 0x00004000 /* EBC Mast.Ext.Req.En./GPIO0(27) Selection */
1242#define SDR0_PFC1_ERE_EXTR_SEL 0x00000000 /* EBC Mast.Ext.Req.En. Selected */
1243#define SDR0_PFC1_ERE_GPIO0_27_SEL 0x00004000 /* GPIO0(27) Selected */
1244#define SDR0_PFC1_UPR_MASK 0x00002000 /* USB2 Device Packet Reject Selection */
1245#define SDR0_PFC1_UPR_DISABLE 0x00000000 /* USB2 Device Packet Reject Disable */
1246#define SDR0_PFC1_UPR_ENABLE 0x00002000 /* USB2 Device Packet Reject Enable */
1247
1248#define SDR0_PFC1_PLB_PME_MASK 0x00001000 /* PLB3/PLB4 Perf. Monitor En. Selection */
1249#define SDR0_PFC1_PLB_PME_PLB3_SEL 0x00000000 /* PLB3 Performance Monitor Enable */
1250#define SDR0_PFC1_PLB_PME_PLB4_SEL 0x00001000 /* PLB3 Performance Monitor Enable */
1251#define SDR0_PFC1_GFGGI_MASK 0x0000000F /* GPT Frequency Generation Gated In */
1252
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1253/*-----------------------------------------------------------------------------
1254 | Internal SRAM
1255 +----------------------------------------------------------------------------*/
1256#define ISRAM0_DCR_BASE 0x380
1257#define isram0_sb0cr (ISRAM0_DCR_BASE+0x00) /* SRAM bank config 0*/
1258#define isram0_bear (ISRAM0_DCR_BASE+0x04) /* SRAM bus error addr reg */
1259#define isram0_besr0 (ISRAM0_DCR_BASE+0x05) /* SRAM bus error status reg 0 */
1260#define isram0_besr1 (ISRAM0_DCR_BASE+0x06) /* SRAM bus error status reg 1 */
1261#define isram0_pmeg (ISRAM0_DCR_BASE+0x07) /* SRAM power management */
1262#define isram0_cid (ISRAM0_DCR_BASE+0x08) /* SRAM bus core id reg */
1263#define isram0_revid (ISRAM0_DCR_BASE+0x09) /* SRAM bus revision id reg */
1264#define isram0_dpc (ISRAM0_DCR_BASE+0x0a) /* SRAM data parity check reg */
Stefan Roese363330b2005-08-04 17:09:16 +0200[diff] [blame]1265
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]1266#else
1267
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1268/*-----------------------------------------------------------------------------
1269 | Internal SRAM
1270 +----------------------------------------------------------------------------*/
1271#define ISRAM0_DCR_BASE 0x020
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1272#define isram0_sb0cr (ISRAM0_DCR_BASE+0x00) /* SRAM bank config 0*/
1273#define isram0_sb1cr (ISRAM0_DCR_BASE+0x01) /* SRAM bank config 1*/
1274#define isram0_sb2cr (ISRAM0_DCR_BASE+0x02) /* SRAM bank config 2*/
1275#define isram0_sb3cr (ISRAM0_DCR_BASE+0x03) /* SRAM bank config 3*/
1276#define isram0_bear (ISRAM0_DCR_BASE+0x04) /* SRAM bus error addr reg */
1277#define isram0_besr0 (ISRAM0_DCR_BASE+0x05) /* SRAM bus error status reg 0 */
1278#define isram0_besr1 (ISRAM0_DCR_BASE+0x06) /* SRAM bus error status reg 1 */
1279#define isram0_pmeg (ISRAM0_DCR_BASE+0x07) /* SRAM power management */
1280#define isram0_cid (ISRAM0_DCR_BASE+0x08) /* SRAM bus core id reg */
1281#define isram0_revid (ISRAM0_DCR_BASE+0x09) /* SRAM bus revision id reg */
1282#define isram0_dpc (ISRAM0_DCR_BASE+0x0a) /* SRAM data parity check reg */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1283
1284/*-----------------------------------------------------------------------------
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1285 | L2 Cache
1286 +----------------------------------------------------------------------------*/
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1287#if defined (CONFIG_440GX) || defined(CONFIG_440SP) || defined(CONFIG_440SPE)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1288#define L2_CACHE_BASE 0x030
1289#define l2_cache_cfg (L2_CACHE_BASE+0x00) /* L2 Cache Config */
1290#define l2_cache_cmd (L2_CACHE_BASE+0x01) /* L2 Cache Command */
1291#define l2_cache_addr (L2_CACHE_BASE+0x02) /* L2 Cache Address */
1292#define l2_cache_data (L2_CACHE_BASE+0x03) /* L2 Cache Data */
1293#define l2_cache_stat (L2_CACHE_BASE+0x04) /* L2 Cache Status */
1294#define l2_cache_cver (L2_CACHE_BASE+0x05) /* L2 Cache Revision ID */
1295#define l2_cache_snp0 (L2_CACHE_BASE+0x06) /* L2 Cache Snoop reg 0 */
1296#define l2_cache_snp1 (L2_CACHE_BASE+0x07) /* L2 Cache Snoop reg 1 */
1297
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1298#endif /* CONFIG_440GX */
1299#endif /* !CONFIG_440EP !CONFIG_440GR*/
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1300
1301/*-----------------------------------------------------------------------------
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1302 | On-Chip Buses
1303 +----------------------------------------------------------------------------*/
1304/* TODO: as needed */
1305
1306/*-----------------------------------------------------------------------------
1307 | Clocking, Power Management and Chip Control
1308 +----------------------------------------------------------------------------*/
1309#define CNTRL_DCR_BASE 0x0b0
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1310#if defined(CONFIG_440GX) || defined(CONFIG_440SP) || defined(CONFIG_440SPE)
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]1311#define cpc0_er (CNTRL_DCR_BASE+0x00) /* CPM enable register */
1312#define cpc0_fr (CNTRL_DCR_BASE+0x01) /* CPM force register */
1313#define cpc0_sr (CNTRL_DCR_BASE+0x02) /* CPM status register */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1314#else
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]1315#define cpc0_sr (CNTRL_DCR_BASE+0x00) /* CPM status register */
1316#define cpc0_er (CNTRL_DCR_BASE+0x01) /* CPM enable register */
1317#define cpc0_fr (CNTRL_DCR_BASE+0x02) /* CPM force register */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1318#endif
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1319
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]1320#define cpc0_sys0 (CNTRL_DCR_BASE+0x30) /* System configuration reg 0 */
1321#define cpc0_sys1 (CNTRL_DCR_BASE+0x31) /* System configuration reg 1 */
1322#define cpc0_cust0 (CNTRL_DCR_BASE+0x32) /* Customer configuration reg 0 */
1323#define cpc0_cust1 (CNTRL_DCR_BASE+0x33) /* Customer configuration reg 1 */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1324
1325#define cpc0_strp0 (CNTRL_DCR_BASE+0x34) /* Power-on config reg 0 (RO) */
1326#define cpc0_strp1 (CNTRL_DCR_BASE+0x35) /* Power-on config reg 1 (RO) */
1327#define cpc0_strp2 (CNTRL_DCR_BASE+0x36) /* Power-on config reg 2 (RO) */
1328#define cpc0_strp3 (CNTRL_DCR_BASE+0x37) /* Power-on config reg 3 (RO) */
1329
Stefan Roesec443fe92005-11-22 13:20:42 +0100[diff] [blame]1330#define cpc0_gpio (CNTRL_DCR_BASE+0x38) /* GPIO config reg (440GP) */
1331
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]1332#define cntrl0 (CNTRL_DCR_BASE+0x3b) /* Control 0 register */
1333#define cntrl1 (CNTRL_DCR_BASE+0x3a) /* Control 1 register */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1334
1335/*-----------------------------------------------------------------------------
1336 | Universal interrupt controller
1337 +----------------------------------------------------------------------------*/
1338#define UIC0_DCR_BASE 0xc0
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1339#define uic0sr (UIC0_DCR_BASE+0x0) /* UIC0 status */
1340#define uic0er (UIC0_DCR_BASE+0x2) /* UIC0 enable */
1341#define uic0cr (UIC0_DCR_BASE+0x3) /* UIC0 critical */
1342#define uic0pr (UIC0_DCR_BASE+0x4) /* UIC0 polarity */
1343#define uic0tr (UIC0_DCR_BASE+0x5) /* UIC0 triggering */
1344#define uic0msr (UIC0_DCR_BASE+0x6) /* UIC0 masked status */
1345#define uic0vr (UIC0_DCR_BASE+0x7) /* UIC0 vector */
1346#define uic0vcr (UIC0_DCR_BASE+0x8) /* UIC0 vector configuration */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1347
1348#define UIC1_DCR_BASE 0xd0
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1349#define uic1sr (UIC1_DCR_BASE+0x0) /* UIC1 status */
1350#define uic1er (UIC1_DCR_BASE+0x2) /* UIC1 enable */
1351#define uic1cr (UIC1_DCR_BASE+0x3) /* UIC1 critical */
1352#define uic1pr (UIC1_DCR_BASE+0x4) /* UIC1 polarity */
1353#define uic1tr (UIC1_DCR_BASE+0x5) /* UIC1 triggering */
1354#define uic1msr (UIC1_DCR_BASE+0x6) /* UIC1 masked status */
1355#define uic1vr (UIC1_DCR_BASE+0x7) /* UIC1 vector */
1356#define uic1vcr (UIC1_DCR_BASE+0x8) /* UIC1 vector configuration */
1357
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1358#if defined(CONFIG_440SPE) || defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1359#define UIC2_DCR_BASE 0xe0
Stefan Roese44facef2006-11-29 12:03:57 +0100[diff] [blame]1360#define uic2sr (UIC2_DCR_BASE+0x0) /* UIC2 status-Read Clear */
1361#define uic2srs (UIC2_DCR_BASE+0x1) /* UIC2 status-Read Set */
1362#define uic2er (UIC2_DCR_BASE+0x2) /* UIC2 enable */
1363#define uic2cr (UIC2_DCR_BASE+0x3) /* UIC2 critical */
1364#define uic2pr (UIC2_DCR_BASE+0x4) /* UIC2 polarity */
1365#define uic2tr (UIC2_DCR_BASE+0x5) /* UIC2 triggering */
1366#define uic2msr (UIC2_DCR_BASE+0x6) /* UIC2 masked status */
1367#define uic2vr (UIC2_DCR_BASE+0x7) /* UIC2 vector */
1368#define uic2vcr (UIC2_DCR_BASE+0x8) /* UIC2 vector configuration */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1369
1370#define UIC3_DCR_BASE 0xf0
Stefan Roese44facef2006-11-29 12:03:57 +0100[diff] [blame]1371#define uic3sr (UIC3_DCR_BASE+0x0) /* UIC3 status-Read Clear */
1372#define uic3srs (UIC3_DCR_BASE+0x1) /* UIC3 status-Read Set */
1373#define uic3er (UIC3_DCR_BASE+0x2) /* UIC3 enable */
1374#define uic3cr (UIC3_DCR_BASE+0x3) /* UIC3 critical */
1375#define uic3pr (UIC3_DCR_BASE+0x4) /* UIC3 polarity */
1376#define uic3tr (UIC3_DCR_BASE+0x5) /* UIC3 triggering */
1377#define uic3msr (UIC3_DCR_BASE+0x6) /* UIC3 masked status */
1378#define uic3vr (UIC3_DCR_BASE+0x7) /* UIC3 vector */
1379#define uic3vcr (UIC3_DCR_BASE+0x8) /* UIC3 vector configuration */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1380#endif /* CONFIG_440SPE */
1381
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1382#if defined(CONFIG_440GX)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1383#define UIC2_DCR_BASE 0x210
1384#define uic2sr (UIC2_DCR_BASE+0x0) /* UIC2 status */
1385#define uic2er (UIC2_DCR_BASE+0x2) /* UIC2 enable */
1386#define uic2cr (UIC2_DCR_BASE+0x3) /* UIC2 critical */
1387#define uic2pr (UIC2_DCR_BASE+0x4) /* UIC2 polarity */
1388#define uic2tr (UIC2_DCR_BASE+0x5) /* UIC2 triggering */
1389#define uic2msr (UIC2_DCR_BASE+0x6) /* UIC2 masked status */
1390#define uic2vr (UIC2_DCR_BASE+0x7) /* UIC2 vector */
1391#define uic2vcr (UIC2_DCR_BASE+0x8) /* UIC2 vector configuration */
1392
1393
1394#define UIC_DCR_BASE 0x200
1395#define uicb0sr (UIC_DCR_BASE+0x0) /* UIC Base Status Register */
1396#define uicb0er (UIC_DCR_BASE+0x2) /* UIC Base enable */
1397#define uicb0cr (UIC_DCR_BASE+0x3) /* UIC Base critical */
1398#define uicb0pr (UIC_DCR_BASE+0x4) /* UIC Base polarity */
1399#define uicb0tr (UIC_DCR_BASE+0x5) /* UIC Base triggering */
1400#define uicb0msr (UIC_DCR_BASE+0x6) /* UIC Base masked status */
1401#define uicb0vr (UIC_DCR_BASE+0x7) /* UIC Base vector */
1402#define uicb0vcr (UIC_DCR_BASE+0x8) /* UIC Base vector configuration */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1403#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1404
1405/* The following is for compatibility with 405 code */
1406#define uicsr uic0sr
1407#define uicer uic0er
1408#define uiccr uic0cr
1409#define uicpr uic0pr
1410#define uictr uic0tr
1411#define uicmsr uic0msr
1412#define uicvr uic0vr
1413#define uicvcr uic0vcr
1414
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1415#if defined(CONFIG_440SPE)
1416/*----------------------------------------------------------------------------+
1417| Clock / Power-on-reset DCR's.
1418+----------------------------------------------------------------------------*/
1419#define CPR0_CFGADDR 0x00C
1420#define CPR0_CFGDATA 0x00D
1421
1422#define CPR0_CLKUPD 0x20
1423#define CPR0_CLKUPD_BSY_MASK 0x80000000
1424#define CPR0_CLKUPD_BSY_COMPLETED 0x00000000
1425#define CPR0_CLKUPD_BSY_BUSY 0x80000000
1426#define CPR0_CLKUPD_CUI_MASK 0x80000000
1427#define CPR0_CLKUPD_CUI_DISABLE 0x00000000
1428#define CPR0_CLKUPD_CUI_ENABLE 0x80000000
1429#define CPR0_CLKUPD_CUD_MASK 0x40000000
1430#define CPR0_CLKUPD_CUD_DISABLE 0x00000000
1431#define CPR0_CLKUPD_CUD_ENABLE 0x40000000
1432
1433#define CPR0_PLLC 0x40
1434#define CPR0_PLLC_RST_MASK 0x80000000
1435#define CPR0_PLLC_RST_PLLLOCKED 0x00000000
1436#define CPR0_PLLC_RST_PLLRESET 0x80000000
1437#define CPR0_PLLC_ENG_MASK 0x40000000
1438#define CPR0_PLLC_ENG_DISABLE 0x00000000
1439#define CPR0_PLLC_ENG_ENABLE 0x40000000
1440#define CPR0_PLLC_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
1441#define CPR0_PLLC_ENG_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
1442#define CPR0_PLLC_SRC_MASK 0x20000000
1443#define CPR0_PLLC_SRC_PLLOUTA 0x00000000
1444#define CPR0_PLLC_SRC_PLLOUTB 0x20000000
1445#define CPR0_PLLC_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
1446#define CPR0_PLLC_SRC_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
1447#define CPR0_PLLC_SEL_MASK 0x07000000
1448#define CPR0_PLLC_SEL_PLLOUT 0x00000000
1449#define CPR0_PLLC_SEL_CPU 0x01000000
1450#define CPR0_PLLC_SEL_EBC 0x05000000
1451#define CPR0_PLLC_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1452#define CPR0_PLLC_SEL_DECODE(n) ((((unsigned long)(n))>>24)&0x07)
1453#define CPR0_PLLC_TUNE_MASK 0x000003FF
1454#define CPR0_PLLC_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
1455#define CPR0_PLLC_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x3FF)
1456
1457#define CPR0_PLLD 0x60
1458#define CPR0_PLLD_FBDV_MASK 0x1F000000
1459#define CPR0_PLLD_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
1460#define CPR0_PLLD_FBDV_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x1F)+1)
1461#define CPR0_PLLD_FWDVA_MASK 0x000F0000
1462#define CPR0_PLLD_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<16)
1463#define CPR0_PLLD_FWDVA_DECODE(n) ((((((unsigned long)(n))>>16)-1)&0x0F)+1)
1464#define CPR0_PLLD_FWDVB_MASK 0x00000700
1465#define CPR0_PLLD_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<8)
1466#define CPR0_PLLD_FWDVB_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x07)+1)
1467#define CPR0_PLLD_LFBDV_MASK 0x0000003F
1468#define CPR0_PLLD_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
1469#define CPR0_PLLD_LFBDV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
1470
1471#define CPR0_PRIMAD 0x80
1472#define CPR0_PRIMAD_PRADV0_MASK 0x07000000
1473#define CPR0_PRIMAD_PRADV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1474#define CPR0_PRIMAD_PRADV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
1475
1476#define CPR0_PRIMBD 0xA0
1477#define CPR0_PRIMBD_PRBDV0_MASK 0x07000000
1478#define CPR0_PRIMBD_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
1479#define CPR0_PRIMBD_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
1480
1481#define CPR0_OPBD 0xC0
1482#define CPR0_OPBD_OPBDV0_MASK 0x03000000
1483#define CPR0_OPBD_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1484#define CPR0_OPBD_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1485
1486#define CPR0_PERD 0xE0
1487#define CPR0_PERD_PERDV0_MASK 0x03000000
1488#define CPR0_PERD_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1489#define CPR0_PERD_PERDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1490
1491#define CPR0_MALD 0x100
1492#define CPR0_MALD_MALDV0_MASK 0x03000000
1493#define CPR0_MALD_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
1494#define CPR0_MALD_MALDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
1495
1496#define CPR0_ICFG 0x140
1497#define CPR0_ICFG_RLI_MASK 0x80000000
1498#define CPR0_ICFG_RLI_RESETCPR 0x00000000
1499#define CPR0_ICFG_RLI_PRESERVECPR 0x80000000
1500#define CPR0_ICFG_ICS_MASK 0x00000007
1501#define CPR0_ICFG_ICS_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
1502#define CPR0_ICFG_ICS_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
1503
1504/************************/
1505/* IIC defines */
1506/************************/
1507#define IIC0_MMIO_BASE 0xA0000400
1508#define IIC1_MMIO_BASE 0xA0000500
1509
1510#endif /* CONFIG_440SP */
1511
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1512/*-----------------------------------------------------------------------------
1513 | DMA
1514 +----------------------------------------------------------------------------*/
1515#define DMA_DCR_BASE 0x100
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1516#define dmacr0 (DMA_DCR_BASE+0x00) /* DMA channel control register 0 */
1517#define dmact0 (DMA_DCR_BASE+0x01) /* DMA count register 0 */
1518#define dmasah0 (DMA_DCR_BASE+0x02) /* DMA source address high 0 */
1519#define dmasal0 (DMA_DCR_BASE+0x03) /* DMA source address low 0 */
1520#define dmadah0 (DMA_DCR_BASE+0x04) /* DMA destination address high 0 */
1521#define dmadal0 (DMA_DCR_BASE+0x05) /* DMA destination address low 0 */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1522#define dmasgh0 (DMA_DCR_BASE+0x06) /* DMA scatter/gather desc addr high 0 */
1523#define dmasgl0 (DMA_DCR_BASE+0x07) /* DMA scatter/gather desc addr low 0 */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1524#define dmacr1 (DMA_DCR_BASE+0x08) /* DMA channel control register 1 */
1525#define dmact1 (DMA_DCR_BASE+0x09) /* DMA count register 1 */
1526#define dmasah1 (DMA_DCR_BASE+0x0a) /* DMA source address high 1 */
1527#define dmasal1 (DMA_DCR_BASE+0x0b) /* DMA source address low 1 */
1528#define dmadah1 (DMA_DCR_BASE+0x0c) /* DMA destination address high 1 */
1529#define dmadal1 (DMA_DCR_BASE+0x0d) /* DMA destination address low 1 */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1530#define dmasgh1 (DMA_DCR_BASE+0x0e) /* DMA scatter/gather desc addr high 1 */
1531#define dmasgl1 (DMA_DCR_BASE+0x0f) /* DMA scatter/gather desc addr low 1 */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1532#define dmacr2 (DMA_DCR_BASE+0x10) /* DMA channel control register 2 */
1533#define dmact2 (DMA_DCR_BASE+0x11) /* DMA count register 2 */
1534#define dmasah2 (DMA_DCR_BASE+0x12) /* DMA source address high 2 */
1535#define dmasal2 (DMA_DCR_BASE+0x13) /* DMA source address low 2 */
1536#define dmadah2 (DMA_DCR_BASE+0x14) /* DMA destination address high 2 */
1537#define dmadal2 (DMA_DCR_BASE+0x15) /* DMA destination address low 2 */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1538#define dmasgh2 (DMA_DCR_BASE+0x16) /* DMA scatter/gather desc addr high 2 */
1539#define dmasgl2 (DMA_DCR_BASE+0x17) /* DMA scatter/gather desc addr low 2 */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1540#define dmacr3 (DMA_DCR_BASE+0x18) /* DMA channel control register 2 */
1541#define dmact3 (DMA_DCR_BASE+0x19) /* DMA count register 2 */
1542#define dmasah3 (DMA_DCR_BASE+0x1a) /* DMA source address high 2 */
1543#define dmasal3 (DMA_DCR_BASE+0x1b) /* DMA source address low 2 */
1544#define dmadah3 (DMA_DCR_BASE+0x1c) /* DMA destination address high 2 */
1545#define dmadal3 (DMA_DCR_BASE+0x1d) /* DMA destination address low 2 */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1546#define dmasgh3 (DMA_DCR_BASE+0x1e) /* DMA scatter/gather desc addr high 2 */
1547#define dmasgl3 (DMA_DCR_BASE+0x1f) /* DMA scatter/gather desc addr low 2 */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1548#define dmasr (DMA_DCR_BASE+0x20) /* DMA status register */
1549#define dmasgc (DMA_DCR_BASE+0x23) /* DMA scatter/gather command register */
1550#define dmaslp (DMA_DCR_BASE+0x25) /* DMA sleep mode register */
1551#define dmapol (DMA_DCR_BASE+0x26) /* DMA polarity configuration register */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1552
1553/*-----------------------------------------------------------------------------
1554 | Memory Access Layer
1555 +----------------------------------------------------------------------------*/
1556#define MAL_DCR_BASE 0x180
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1557#define malmcr (MAL_DCR_BASE+0x00) /* MAL Config reg */
1558#define malesr (MAL_DCR_BASE+0x01) /* Error Status reg (Read/Clear) */
1559#define malier (MAL_DCR_BASE+0x02) /* Interrupt enable reg */
1560#define maldbr (MAL_DCR_BASE+0x03) /* Mal Debug reg (Read only) */
1561#define maltxcasr (MAL_DCR_BASE+0x04) /* TX Channel active reg (set) */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1562#define maltxcarr (MAL_DCR_BASE+0x05) /* TX Channel active reg (Reset) */
1563#define maltxeobisr (MAL_DCR_BASE+0x06) /* TX End of buffer int status reg */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1564#define maltxdeir (MAL_DCR_BASE+0x07) /* TX Descr. Error Int reg */
1565#define maltxtattrr (MAL_DCR_BASE+0x08) /* TX PLB attribute reg */
1566#define maltxbattr (MAL_DCR_BASE+0x09) /* TX descriptor base addr reg */
1567#define malrxcasr (MAL_DCR_BASE+0x10) /* RX Channel active reg (set) */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1568#define malrxcarr (MAL_DCR_BASE+0x11) /* RX Channel active reg (Reset) */
1569#define malrxeobisr (MAL_DCR_BASE+0x12) /* RX End of buffer int status reg */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1570#define malrxdeir (MAL_DCR_BASE+0x13) /* RX Descr. Error Int reg */
1571#define malrxtattrr (MAL_DCR_BASE+0x14) /* RX PLB attribute reg */
1572#define malrxbattr (MAL_DCR_BASE+0x15) /* RX descriptor base addr reg */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1573#define maltxctp0r (MAL_DCR_BASE+0x20) /* TX 0 Channel table pointer reg */
1574#define maltxctp1r (MAL_DCR_BASE+0x21) /* TX 1 Channel table pointer reg */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1575#define maltxctp2r (MAL_DCR_BASE+0x22) /* TX 2 Channel table pointer reg */
1576#define maltxctp3r (MAL_DCR_BASE+0x23) /* TX 3 Channel table pointer reg */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1577#define malrxctp0r (MAL_DCR_BASE+0x40) /* RX 0 Channel table pointer reg */
1578#define malrxctp1r (MAL_DCR_BASE+0x41) /* RX 1 Channel table pointer reg */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1579#if defined(CONFIG_440GX)
Wolfgang Denk2e58f9f2006-09-20 23:47:49 +0200[diff] [blame]1580#define malrxctp2r (MAL_DCR_BASE+0x42) /* RX 2 Channel table pointer reg */
1581#define malrxctp3r (MAL_DCR_BASE+0x43) /* RX 3 Channel table pointer reg */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1582#endif /* CONFIG_440GX */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1583#define malrcbs0 (MAL_DCR_BASE+0x60) /* RX 0 Channel buffer size reg */
1584#define malrcbs1 (MAL_DCR_BASE+0x61) /* RX 1 Channel buffer size reg */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1585#if defined(CONFIG_440GX)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1586#define malrcbs2 (MAL_DCR_BASE+0x62) /* RX 2 Channel buffer size reg */
1587#define malrcbs3 (MAL_DCR_BASE+0x63) /* RX 3 Channel buffer size reg */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1588#endif /* CONFIG_440GX */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1589
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1590
1591/*---------------------------------------------------------------------------+
1592| Universal interrupt controller 0 interrupts (UIC0)
1593+---------------------------------------------------------------------------*/
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]1594#if defined(CONFIG_440SP)
1595#define UIC_U0 0x80000000 /* UART 0 */
1596#define UIC_U1 0x40000000 /* UART 1 */
1597#define UIC_IIC0 0x20000000 /* IIC */
1598#define UIC_IIC1 0x10000000 /* IIC */
1599#define UIC_PIM 0x08000000 /* PCI0 inbound message */
1600#define UIC_PCRW 0x04000000 /* PCI0 command write register */
1601#define UIC_PPM 0x02000000 /* PCI0 power management */
1602#define UIC_PVPD 0x01000000 /* PCI0 VPD Access */
1603#define UIC_MSI0 0x00800000 /* PCI0 MSI level 0 */
1604#define UIC_P1IM 0x00400000 /* PCI1 Inbound Message */
1605#define UIC_P1CRW 0x00200000 /* PCI1 command write register */
1606#define UIC_P1PM 0x00100000 /* PCI1 power management */
1607#define UIC_P1VPD 0x00080000 /* PCI1 VPD Access */
1608#define UIC_P1MSI0 0x00040000 /* PCI1 MSI level 0 */
1609#define UIC_P2IM 0x00020000 /* PCI2 inbound message */
1610#define UIC_P2CRW 0x00010000 /* PCI2 command register write */
1611#define UIC_P2PM 0x00008000 /* PCI2 power management */
1612#define UIC_P2VPD 0x00004000 /* PCI2 VPD access */
1613#define UIC_P2MSI0 0x00002000 /* PCI2 MSI level 0 */
1614#define UIC_D0CPF 0x00001000 /* DMA0 command pointer */
1615#define UIC_D0CSF 0x00000800 /* DMA0 command status */
1616#define UIC_D1CPF 0x00000400 /* DMA1 command pointer */
1617#define UIC_D1CSF 0x00000200 /* DMA1 command status */
1618#define UIC_I2OID 0x00000100 /* I2O inbound doorbell */
1619#define UIC_I2OPLF 0x00000080 /* I2O inbound post list */
1620#define UIC_I2O0LL 0x00000040 /* I2O0 low latency PLB write */
1621#define UIC_I2O1LL 0x00000020 /* I2O1 low latency PLB write */
1622#define UIC_I2O0HB 0x00000010 /* I2O0 high bandwidth PLB write */
1623#define UIC_I2O1HB 0x00000008 /* I2O1 high bandwidth PLB write */
1624#define UIC_GPTCT 0x00000004 /* GPT count timer */
1625#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1626#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1627#elif defined(CONFIG_440GX) || defined(CONFIG_440EP)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1628#define UIC_U0 0x80000000 /* UART 0 */
1629#define UIC_U1 0x40000000 /* UART 1 */
1630#define UIC_IIC0 0x20000000 /* IIC */
1631#define UIC_IIC1 0x10000000 /* IIC */
1632#define UIC_PIM 0x08000000 /* PCI inbound message */
1633#define UIC_PCRW 0x04000000 /* PCI command register write */
1634#define UIC_PPM 0x02000000 /* PCI power management */
1635#define UIC_MSI0 0x01000000 /* PCI MSI level 0 */
1636#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
1637#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
1638#define UIC_MTE 0x00200000 /* MAL TXEOB */
1639#define UIC_MRE 0x00100000 /* MAL RXEOB */
1640#define UIC_D0 0x00080000 /* DMA channel 0 */
1641#define UIC_D1 0x00040000 /* DMA channel 1 */
1642#define UIC_D2 0x00020000 /* DMA channel 2 */
1643#define UIC_D3 0x00010000 /* DMA channel 3 */
1644#define UIC_RSVD0 0x00008000 /* Reserved */
1645#define UIC_RSVD1 0x00004000 /* Reserved */
1646#define UIC_CT0 0x00002000 /* GPT compare timer 0 */
1647#define UIC_CT1 0x00001000 /* GPT compare timer 1 */
1648#define UIC_CT2 0x00000800 /* GPT compare timer 2 */
1649#define UIC_CT3 0x00000400 /* GPT compare timer 3 */
1650#define UIC_CT4 0x00000200 /* GPT compare timer 4 */
1651#define UIC_EIR0 0x00000100 /* External interrupt 0 */
1652#define UIC_EIR1 0x00000080 /* External interrupt 1 */
1653#define UIC_EIR2 0x00000040 /* External interrupt 2 */
1654#define UIC_EIR3 0x00000020 /* External interrupt 3 */
1655#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1656#define UIC_EIR5 0x00000008 /* External interrupt 5 */
1657#define UIC_EIR6 0x00000004 /* External interrupt 6 */
1658#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1659#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1660
1661#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1662
1663#define UIC_U0 0x80000000 /* UART 0 */
1664#define UIC_U1 0x40000000 /* UART 1 */
1665#define UIC_IIC0 0x20000000 /* IIC */
1666#define UIC_KRD 0x10000000 /* Kasumi Ready for data */
1667#define UIC_KDA 0x08000000 /* Kasumi Data Available */
1668#define UIC_PCRW 0x04000000 /* PCI command register write */
1669#define UIC_PPM 0x02000000 /* PCI power management */
1670#define UIC_IIC1 0x01000000 /* IIC */
1671#define UIC_SPI 0x00800000 /* SPI */
1672#define UIC_EPCISER 0x00400000 /* External PCI SERR */
1673#define UIC_MTE 0x00200000 /* MAL TXEOB */
1674#define UIC_MRE 0x00100000 /* MAL RXEOB */
1675#define UIC_D0 0x00080000 /* DMA channel 0 */
1676#define UIC_D1 0x00040000 /* DMA channel 1 */
1677#define UIC_D2 0x00020000 /* DMA channel 2 */
1678#define UIC_D3 0x00010000 /* DMA channel 3 */
1679#define UIC_UD0 0x00008000 /* UDMA irq 0 */
1680#define UIC_UD1 0x00004000 /* UDMA irq 1 */
1681#define UIC_UD2 0x00002000 /* UDMA irq 2 */
1682#define UIC_UD3 0x00001000 /* UDMA irq 3 */
1683#define UIC_HSB2D 0x00000800 /* USB2.0 Device */
1684#define UIC_OHCI1 0x00000400 /* USB2.0 Host OHCI irq 1 */
1685#define UIC_OHCI2 0x00000200 /* USB2.0 Host OHCI irq 2 */
1686#define UIC_EIP94 0x00000100 /* Security EIP94 */
1687#define UIC_ETH0 0x00000080 /* Emac 0 */
1688#define UIC_ETH1 0x00000040 /* Emac 1 */
1689#define UIC_EHCI 0x00000020 /* USB2.0 Host EHCI */
1690#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1691#define UIC_UIC2NC 0x00000008 /* UIC2 non-critical interrupt */
1692#define UIC_UIC2C 0x00000004 /* UIC2 critical interrupt */
1693#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1694#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
1695
1696/* For compatibility with 405 code */
1697#define UIC_MAL_TXEOB UIC_MTE
1698#define UIC_MAL_RXEOB UIC_MRE
1699
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1700#elif !defined(CONFIG_440SPE)
1701#define UIC_U0 0x80000000 /* UART 0 */
1702#define UIC_U1 0x40000000 /* UART 1 */
1703#define UIC_IIC0 0x20000000 /* IIC */
1704#define UIC_IIC1 0x10000000 /* IIC */
1705#define UIC_PIM 0x08000000 /* PCI inbound message */
1706#define UIC_PCRW 0x04000000 /* PCI command register write */
1707#define UIC_PPM 0x02000000 /* PCI power management */
1708#define UIC_MSI0 0x01000000 /* PCI MSI level 0 */
1709#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
1710#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
1711#define UIC_MTE 0x00200000 /* MAL TXEOB */
1712#define UIC_MRE 0x00100000 /* MAL RXEOB */
1713#define UIC_D0 0x00080000 /* DMA channel 0 */
1714#define UIC_D1 0x00040000 /* DMA channel 1 */
1715#define UIC_D2 0x00020000 /* DMA channel 2 */
1716#define UIC_D3 0x00010000 /* DMA channel 3 */
1717#define UIC_RSVD0 0x00008000 /* Reserved */
1718#define UIC_RSVD1 0x00004000 /* Reserved */
1719#define UIC_CT0 0x00002000 /* GPT compare timer 0 */
1720#define UIC_CT1 0x00001000 /* GPT compare timer 1 */
1721#define UIC_CT2 0x00000800 /* GPT compare timer 2 */
1722#define UIC_CT3 0x00000400 /* GPT compare timer 3 */
1723#define UIC_CT4 0x00000200 /* GPT compare timer 4 */
1724#define UIC_EIR0 0x00000100 /* External interrupt 0 */
1725#define UIC_EIR1 0x00000080 /* External interrupt 1 */
1726#define UIC_EIR2 0x00000040 /* External interrupt 2 */
1727#define UIC_EIR3 0x00000020 /* External interrupt 3 */
1728#define UIC_EIR4 0x00000010 /* External interrupt 4 */
1729#define UIC_EIR5 0x00000008 /* External interrupt 5 */
1730#define UIC_EIR6 0x00000004 /* External interrupt 6 */
1731#define UIC_UIC1NC 0x00000002 /* UIC1 non-critical interrupt */
1732#define UIC_UIC1C 0x00000001 /* UIC1 critical interrupt */
1733#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1734
1735/* For compatibility with 405 code */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1736#define UIC_MAL_TXEOB UIC_MTE
1737#define UIC_MAL_RXEOB UIC_MRE
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1738
1739/*---------------------------------------------------------------------------+
1740| Universal interrupt controller 1 interrupts (UIC1)
1741+---------------------------------------------------------------------------*/
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]1742#if defined(CONFIG_440SP)
1743#define UIC_EIR0 0x80000000 /* External interrupt 0 */
1744#define UIC_MS 0x40000000 /* MAL SERR */
1745#define UIC_MTDE 0x20000000 /* MAL TXDE */
1746#define UIC_MRDE 0x10000000 /* MAL RXDE */
1747#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1748#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1749#define UIC_MTE 0x02000000 /* MAL TXEOB */
1750#define UIC_MRE 0x01000000 /* MAL RXEOB */
1751#define UIC_P0MSI1 0x00800000 /* PCI0 MSI level 1 */
1752#define UIC_P1MSI1 0x00400000 /* PCI1 MSI level 1 */
1753#define UIC_P2MSI1 0x00200000 /* PCI2 MSI level 1 */
1754#define UIC_L2C 0x00100000 /* L2 cache */
1755#define UIC_CT0 0x00080000 /* GPT compare timer 0 */
1756#define UIC_CT1 0x00040000 /* GPT compare timer 1 */
1757#define UIC_CT2 0x00020000 /* GPT compare timer 2 */
1758#define UIC_CT3 0x00010000 /* GPT compare timer 3 */
1759#define UIC_CT4 0x00008000 /* GPT compare timer 4 */
1760#define UIC_EIR1 0x00004000 /* External interrupt 1 */
1761#define UIC_EIR2 0x00002000 /* External interrupt 2 */
1762#define UIC_EIR3 0x00001000 /* External interrupt 3 */
1763#define UIC_EIR4 0x00000800 /* External interrupt 4 */
1764#define UIC_EIR5 0x00000400 /* External interrupt 5 */
1765#define UIC_DMAE 0x00000200 /* DMA error */
1766#define UIC_I2OE 0x00000100 /* I2O error */
1767#define UIC_SRE 0x00000080 /* Serial ROM error */
1768#define UIC_P0AE 0x00000040 /* PCI0 asynchronous error */
1769#define UIC_P1AE 0x00000020 /* PCI1 asynchronous error */
1770#define UIC_P2AE 0x00000010 /* PCI2 asynchronous error */
1771#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1772#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1773#define UIC_ETH1 0x00000002 /* Reserved */
1774#define UIC_XOR 0x00000001 /* XOR */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1775#elif defined(CONFIG_440GX) || defined(CONFIG_440EP)
1776#define UIC_MS 0x80000000 /* MAL SERR */
1777#define UIC_MTDE 0x40000000 /* MAL TXDE */
1778#define UIC_MRDE 0x20000000 /* MAL RXDE */
1779#define UIC_DEUE 0x10000000 /* DDR SDRAM ECC uncorrectible error*/
1780#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1781#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1782#define UIC_EBMI 0x02000000 /* EBMI interrupt status */
1783#define UIC_OPB 0x01000000 /* OPB to PLB bridge interrupt stat */
1784#define UIC_MSI3 0x00800000 /* PCI MSI level 3 */
1785#define UIC_MSI4 0x00400000 /* PCI MSI level 4 */
1786#define UIC_MSI5 0x00200000 /* PCI MSI level 5 */
1787#define UIC_MSI6 0x00100000 /* PCI MSI level 6 */
1788#define UIC_MSI7 0x00080000 /* PCI MSI level 7 */
1789#define UIC_MSI8 0x00040000 /* PCI MSI level 8 */
1790#define UIC_MSI9 0x00020000 /* PCI MSI level 9 */
1791#define UIC_MSI10 0x00010000 /* PCI MSI level 10 */
1792#define UIC_MSI11 0x00008000 /* PCI MSI level 11 */
1793#define UIC_PPMI 0x00004000 /* PPM interrupt status */
1794#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1795#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1796#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1797#define UIC_EIR10 0x00000400 /* External interrupt 10 */
1798#define UIC_EIR11 0x00000200 /* External interrupt 11 */
1799#define UIC_EIR12 0x00000100 /* External interrupt 12 */
1800#define UIC_SRE 0x00000080 /* Serial ROM error */
1801#define UIC_RSVD2 0x00000040 /* Reserved */
1802#define UIC_RSVD3 0x00000020 /* Reserved */
1803#define UIC_PAE 0x00000010 /* PCI asynchronous error */
1804#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1805#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1806#define UIC_ETH1 0x00000002 /* Ethernet 1 */
1807#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1808
1809#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1810
1811#define UIC_MS 0x80000000 /* MAL SERR */
1812#define UIC_MTDE 0x40000000 /* MAL TXDE */
1813#define UIC_MRDE 0x20000000 /* MAL RXDE */
1814#define UIC_U2 0x10000000 /* UART 2 */
1815#define UIC_U3 0x08000000 /* UART 3 */
1816#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1817#define UIC_NDFC 0x02000000 /* NDFC */
1818#define UIC_KSLE 0x01000000 /* KASUMI slave error */
1819#define UIC_CT5 0x00800000 /* GPT compare timer 5 */
1820#define UIC_CT6 0x00400000 /* GPT compare timer 6 */
1821#define UIC_PLB34I0 0x00200000 /* PLB3X4X MIRQ0 */
1822#define UIC_PLB34I1 0x00100000 /* PLB3X4X MIRQ1 */
1823#define UIC_PLB34I2 0x00080000 /* PLB3X4X MIRQ2 */
1824#define UIC_PLB34I3 0x00040000 /* PLB3X4X MIRQ3 */
1825#define UIC_PLB34I4 0x00020000 /* PLB3X4X MIRQ4 */
1826#define UIC_PLB34I5 0x00010000 /* PLB3X4X MIRQ5 */
1827#define UIC_CT0 0x00008000 /* GPT compare timer 0 */
1828#define UIC_CT1 0x00004000 /* GPT compare timer 1 */
1829#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1830#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1831#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1832#define UIC_CT2 0x00000400 /* GPT compare timer 2 */
1833#define UIC_CT3 0x00000200 /* GPT compare timer 3 */
1834#define UIC_CT4 0x00000100 /* GPT compare timer 4 */
1835#define UIC_SRE 0x00000080 /* Serial ROM error */
1836#define UIC_GPTDC 0x00000040 /* GPT decrementer pulse */
1837#define UIC_RSVD0 0x00000020 /* Reserved */
1838#define UIC_EPCIPER 0x00000010 /* External PCI PERR */
1839#define UIC_EIR0 0x00000008 /* External interrupt 0 */
1840#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1841#define UIC_EIR1 0x00000002 /* External interrupt 1 */
1842#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
1843
1844/* For compatibility with 405 code */
1845#define UIC_MAL_SERR UIC_MS
1846#define UIC_MAL_TXDE UIC_MTDE
1847#define UIC_MAL_RXDE UIC_MRDE
1848#define UIC_ENET UIC_ETH0
1849
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1850#elif !defined(CONFIG_440SPE)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1851#define UIC_MS 0x80000000 /* MAL SERR */
1852#define UIC_MTDE 0x40000000 /* MAL TXDE */
1853#define UIC_MRDE 0x20000000 /* MAL RXDE */
1854#define UIC_DEUE 0x10000000 /* DDR SDRAM ECC uncorrectible error*/
1855#define UIC_DECE 0x08000000 /* DDR SDRAM correctible error */
1856#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
1857#define UIC_EBMI 0x02000000 /* EBMI interrupt status */
1858#define UIC_OPB 0x01000000 /* OPB to PLB bridge interrupt stat */
1859#define UIC_MSI3 0x00800000 /* PCI MSI level 3 */
1860#define UIC_MSI4 0x00400000 /* PCI MSI level 4 */
1861#define UIC_MSI5 0x00200000 /* PCI MSI level 5 */
1862#define UIC_MSI6 0x00100000 /* PCI MSI level 6 */
1863#define UIC_MSI7 0x00080000 /* PCI MSI level 7 */
1864#define UIC_MSI8 0x00040000 /* PCI MSI level 8 */
1865#define UIC_MSI9 0x00020000 /* PCI MSI level 9 */
1866#define UIC_MSI10 0x00010000 /* PCI MSI level 10 */
1867#define UIC_MSI11 0x00008000 /* PCI MSI level 11 */
1868#define UIC_PPMI 0x00004000 /* PPM interrupt status */
1869#define UIC_EIR7 0x00002000 /* External interrupt 7 */
1870#define UIC_EIR8 0x00001000 /* External interrupt 8 */
1871#define UIC_EIR9 0x00000800 /* External interrupt 9 */
1872#define UIC_EIR10 0x00000400 /* External interrupt 10 */
1873#define UIC_EIR11 0x00000200 /* External interrupt 11 */
1874#define UIC_EIR12 0x00000100 /* External interrupt 12 */
1875#define UIC_SRE 0x00000080 /* Serial ROM error */
1876#define UIC_RSVD2 0x00000040 /* Reserved */
1877#define UIC_RSVD3 0x00000020 /* Reserved */
1878#define UIC_PAE 0x00000010 /* PCI asynchronous error */
1879#define UIC_ETH0 0x00000008 /* Ethernet 0 */
1880#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
1881#define UIC_ETH1 0x00000002 /* Ethernet 1 */
1882#define UIC_EWU1 0x00000001 /* Ethernet 1 wakeup */
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]1883#endif /* CONFIG_440SP */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]1884
1885/* For compatibility with 405 code */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1886#define UIC_MAL_SERR UIC_MS
1887#define UIC_MAL_TXDE UIC_MTDE
1888#define UIC_MAL_RXDE UIC_MRDE
1889#define UIC_ENET UIC_ETH0
1890
1891/*---------------------------------------------------------------------------+
1892| Universal interrupt controller 2 interrupts (UIC2)
1893+---------------------------------------------------------------------------*/
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1894#if defined(CONFIG_440GX)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1895#define UIC_ETH2 0x80000000 /* Ethernet 2 */
1896#define UIC_EWU2 0x40000000 /* Ethernet 2 wakeup */
1897#define UIC_ETH3 0x20000000 /* Ethernet 3 */
1898#define UIC_EWU3 0x10000000 /* Ethernet 3 wakeup */
1899#define UIC_TAH0 0x08000000 /* TAH 0 */
1900#define UIC_TAH1 0x04000000 /* TAH 1 */
1901#define UIC_IMUOBFQ 0x02000000 /* IMU outbound free queue */
1902#define UIC_IMUIBPQ 0x01000000 /* IMU inbound post queue */
1903#define UIC_IMUIRQDB 0x00800000 /* IMU irq doorbell */
1904#define UIC_IMUIBDB 0x00400000 /* IMU inbound doorbell */
1905#define UIC_IMUMSG0 0x00200000 /* IMU inbound message 0 */
1906#define UIC_IMUMSG1 0x00100000 /* IMU inbound message 1 */
1907#define UIC_IMUTO 0x00080000 /* IMU timeout */
1908#define UIC_MSI12 0x00040000 /* PCI MSI level 12 */
1909#define UIC_MSI13 0x00020000 /* PCI MSI level 13 */
1910#define UIC_MSI14 0x00010000 /* PCI MSI level 14 */
1911#define UIC_MSI15 0x00008000 /* PCI MSI level 15 */
1912#define UIC_EIR13 0x00004000 /* External interrupt 13 */
1913#define UIC_EIR14 0x00002000 /* External interrupt 14 */
1914#define UIC_EIR15 0x00001000 /* External interrupt 15 */
1915#define UIC_EIR16 0x00000800 /* External interrupt 16 */
1916#define UIC_EIR17 0x00000400 /* External interrupt 17 */
1917#define UIC_PCIVPD 0x00000200 /* PCI VPD */
1918#define UIC_L2C 0x00000100 /* L2 Cache */
1919#define UIC_ETH2PCS 0x00000080 /* Ethernet 2 PCS */
1920#define UIC_ETH3PCS 0x00000040 /* Ethernet 3 PCS */
1921#define UIC_RSVD26 0x00000020 /* Reserved */
1922#define UIC_RSVD27 0x00000010 /* Reserved */
1923#define UIC_RSVD28 0x00000008 /* Reserved */
1924#define UIC_RSVD29 0x00000004 /* Reserved */
1925#define UIC_RSVD30 0x00000002 /* Reserved */
1926#define UIC_RSVD31 0x00000001 /* Reserved */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1927
1928#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX) /* UIC2 */
1929
1930#define UIC_EIR5 0x80000000 /* External interrupt 5 */
1931#define UIC_EIR6 0x40000000 /* External interrupt 6 */
1932#define UIC_OPB 0x20000000 /* OPB to PLB bridge interrupt stat */
1933#define UIC_EIR2 0x10000000 /* External interrupt 2 */
1934#define UIC_EIR3 0x08000000 /* External interrupt 3 */
1935#define UIC_DDR2 0x04000000 /* DDR2 sdram */
1936#define UIC_MCTX0 0x02000000 /* MAl intp coalescence TX0 */
1937#define UIC_MCTX1 0x01000000 /* MAl intp coalescence TX1 */
1938#define UIC_MCTR0 0x00800000 /* MAl intp coalescence TR0 */
1939#define UIC_MCTR1 0x00400000 /* MAl intp coalescence TR1 */
1940
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1941#endif /* CONFIG_440GX */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1942
1943/*---------------------------------------------------------------------------+
1944| Universal interrupt controller Base 0 interrupts (UICB0)
1945+---------------------------------------------------------------------------*/
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]1946#if defined(CONFIG_440GX)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]1947#define UICB0_UIC0CI 0x80000000 /* UIC0 Critical Interrupt */
1948#define UICB0_UIC0NCI 0x40000000 /* UIC0 Noncritical Interrupt */
1949#define UICB0_UIC1CI 0x20000000 /* UIC1 Critical Interrupt */
1950#define UICB0_UIC1NCI 0x10000000 /* UIC1 Noncritical Interrupt */
1951#define UICB0_UIC2CI 0x08000000 /* UIC2 Critical Interrupt */
1952#define UICB0_UIC2NCI 0x04000000 /* UIC2 Noncritical Interrupt */
1953
1954#define UICB0_ALL (UICB0_UIC0CI | UICB0_UIC0NCI | UICB0_UIC1CI | \
1955 UICB0_UIC1NCI | UICB0_UIC2CI | UICB0_UIC2NCI)
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]1956
1957#elif defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
1958
1959#define UICB0_UIC1CI 0x00000000 /* UIC1 Critical Interrupt */
1960#define UICB0_UIC1NCI 0x00000000 /* UIC1 Noncritical Interrupt */
1961#define UICB0_UIC2CI 0x00000000 /* UIC2 Critical Interrupt */
1962#define UICB0_UIC2NCI 0x00000000 /* UIC2 Noncritical Interrupt */
1963
1964#define UICB0_ALL (UICB0_UIC1CI | UICB0_UIC1NCI | \
1965 UICB0_UIC1CI | UICB0_UIC2NCI)
1966
Marian Balakowicz6900eeb2006-06-30 18:35:04 +0200[diff] [blame]1967#endif /* CONFIG_440GX */
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]1968/*---------------------------------------------------------------------------+
1969| Universal interrupt controller interrupts
1970+---------------------------------------------------------------------------*/
1971#if defined(CONFIG_440SPE)
1972/*#define UICB0_UIC0CI 0x80000000*/ /* UIC0 Critical Interrupt */
1973/*#define UICB0_UIC0NCI 0x40000000*/ /* UIC0 Noncritical Interrupt */
1974#define UICB0_UIC1CI 0x00000002 /* UIC1 Critical Interrupt */
1975#define UICB0_UIC1NCI 0x00000001 /* UIC1 Noncritical Interrupt */
1976#define UICB0_UIC2CI 0x00200000 /* UIC2 Critical Interrupt */
1977#define UICB0_UIC2NCI 0x00100000 /* UIC2 Noncritical Interrupt */
1978#define UICB0_UIC3CI 0x00008000 /* UIC3 Critical Interrupt */
1979#define UICB0_UIC3NCI 0x00004000 /* UIC3 Noncritical Interrupt */
1980
1981#define UICB0_ALL (UICB0_UIC1CI | UICB0_UIC1NCI | UICB0_UIC2CI | \
1982 UICB0_UIC2NCI | UICB0_UIC3CI | UICB0_UIC3NCI)
1983/*---------------------------------------------------------------------------+
1984| Universal interrupt controller 0 interrupts (UIC0)
1985+---------------------------------------------------------------------------*/
1986#define UIC_U0 0x80000000 /* UART 0 */
1987#define UIC_U1 0x40000000 /* UART 1 */
1988#define UIC_IIC0 0x20000000 /* IIC */
1989#define UIC_IIC1 0x10000000 /* IIC */
1990#define UIC_PIM 0x08000000 /* PCI inbound message */
1991#define UIC_PCRW 0x04000000 /* PCI command register write */
1992#define UIC_PPM 0x02000000 /* PCI power management */
1993#define UIC_PVPDA 0x01000000 /* PCIx 0 vpd access */
1994#define UIC_MSI0 0x00800000 /* PCIx MSI level 0 */
1995#define UIC_EIR15 0x00400000 /* External intp 15 */
1996#define UIC_PEMSI0 0x00080000 /* PCIe MSI level 0 */
1997#define UIC_PEMSI1 0x00040000 /* PCIe MSI level 1 */
1998#define UIC_PEMSI2 0x00020000 /* PCIe MSI level 2 */
1999#define UIC_PEMSI3 0x00010000 /* PCIe MSI level 3 */
2000#define UIC_EIR14 0x00002000 /* External interrupt 14 */
2001#define UIC_D0CPFF 0x00001000 /* DMA0 cp fifo full */
2002#define UIC_D0CSNS 0x00000800 /* DMA0 cs fifo needs service */
2003#define UIC_D1CPFF 0x00000400 /* DMA1 cp fifo full */
2004#define UIC_D1CSNS 0x00000200 /* DMA1 cs fifo needs service */
2005#define UIC_I2OID 0x00000100 /* I2O inbound door bell */
2006#define UIC_I2OLNE 0x00000080 /* I2O Inbound Post List FIFO Not Empty */
2007#define UIC_I20R0LL 0x00000040 /* I2O Region 0 Low Latency PLB Write */
2008#define UIC_I2OR1LL 0x00000020 /* I2O Region 1 Low Latency PLB Write */
2009#define UIC_I20R0HB 0x00000010 /* I2O Region 0 High Bandwidth PLB Write */
2010#define UIC_I2OR1HB 0x00000008 /* I2O Region 1 High Bandwidth PLB Write */
2011#define UIC_CPTCNT 0x00000004 /* GPT Count Timer */
2012/*---------------------------------------------------------------------------+
2013| Universal interrupt controller 1 interrupts (UIC1)
2014+---------------------------------------------------------------------------*/
2015#define UIC_EIR13 0x80000000 /* externei intp 13 */
2016#define UIC_MS 0x40000000 /* MAL SERR */
2017#define UIC_MTDE 0x20000000 /* MAL TXDE */
2018#define UIC_MRDE 0x10000000 /* MAL RXDE */
2019#define UIC_DEUE 0x08000000 /* DDR SDRAM ECC correct/uncorrectable error */
2020#define UIC_EBCO 0x04000000 /* EBCO interrupt status */
2021#define UIC_MTE 0x02000000 /* MAL TXEOB */
2022#define UIC_MRE 0x01000000 /* MAL RXEOB */
2023#define UIC_MSI1 0x00800000 /* PCI MSI level 1 */
2024#define UIC_MSI2 0x00400000 /* PCI MSI level 2 */
2025#define UIC_MSI3 0x00200000 /* PCI MSI level 3 */
2026#define UIC_L2C 0x00100000 /* L2 cache */
2027#define UIC_CT0 0x00080000 /* GPT compare timer 0 */
2028#define UIC_CT1 0x00040000 /* GPT compare timer 1 */
2029#define UIC_CT2 0x00020000 /* GPT compare timer 2 */
2030#define UIC_CT3 0x00010000 /* GPT compare timer 3 */
2031#define UIC_CT4 0x00008000 /* GPT compare timer 4 */
2032#define UIC_EIR12 0x00004000 /* External interrupt 12 */
2033#define UIC_EIR11 0x00002000 /* External interrupt 11 */
2034#define UIC_EIR10 0x00001000 /* External interrupt 10 */
2035#define UIC_EIR9 0x00000800 /* External interrupt 9 */
2036#define UIC_EIR8 0x00000400 /* External interrupt 8 */
2037#define UIC_DMAE 0x00000200 /* dma error */
2038#define UIC_I2OE 0x00000100 /* i2o error */
2039#define UIC_SRE 0x00000080 /* Serial ROM error */
2040#define UIC_PCIXAE 0x00000040 /* Pcix0 async error */
2041#define UIC_EIR7 0x00000020 /* External interrupt 7 */
2042#define UIC_EIR6 0x00000010 /* External interrupt 6 */
2043#define UIC_ETH0 0x00000008 /* Ethernet 0 */
2044#define UIC_EWU0 0x00000004 /* Ethernet 0 wakeup */
2045#define UIC_ETH1 0x00000002 /* reserved */
2046#define UIC_XOR 0x00000001 /* xor */
2047
2048/*---------------------------------------------------------------------------+
2049| Universal interrupt controller 2 interrupts (UIC2)
2050+---------------------------------------------------------------------------*/
2051#define UIC_PEOAL 0x80000000 /* PE0 AL */
2052#define UIC_PEOVA 0x40000000 /* PE0 VPD access */
2053#define UIC_PEOHRR 0x20000000 /* PE0 Host reset request rising */
2054#define UIC_PE0HRF 0x10000000 /* PE0 Host reset request falling */
2055#define UIC_PE0TCR 0x08000000 /* PE0 TCR */
2056#define UIC_PE0BVCO 0x04000000 /* PE0 Busmaster VCO */
2057#define UIC_PE0DCRE 0x02000000 /* PE0 DCR error */
2058#define UIC_PE1AL 0x00800000 /* PE1 AL */
2059#define UIC_PE1VA 0x00400000 /* PE1 VPD access */
2060#define UIC_PE1HRR 0x00200000 /* PE1 Host reset request rising */
2061#define UIC_PE1HRF 0x00100000 /* PE1 Host reset request falling */
2062#define UIC_PE1TCR 0x00080000 /* PE1 TCR */
2063#define UIC_PE1BVCO 0x00040000 /* PE1 Busmaster VCO */
2064#define UIC_PE1DCRE 0x00020000 /* PE1 DCR error */
2065#define UIC_PE2AL 0x00008000 /* PE2 AL */
2066#define UIC_PE2VA 0x00004000 /* PE2 VPD access */
2067#define UIC_PE2HRR 0x00002000 /* PE2 Host reset request rising */
2068#define UIC_PE2HRF 0x00001000 /* PE2 Host reset request falling */
2069#define UIC_PE2TCR 0x00000800 /* PE2 TCR */
2070#define UIC_PE2BVCO 0x00000400 /* PE2 Busmaster VCO */
2071#define UIC_PE2DCRE 0x00000200 /* PE2 DCR error */
2072#define UIC_EIR5 0x00000080 /* External interrupt 5 */
2073#define UIC_EIR4 0x00000040 /* External interrupt 4 */
2074#define UIC_EIR3 0x00000020 /* External interrupt 3 */
2075#define UIC_EIR2 0x00000010 /* External interrupt 2 */
2076#define UIC_EIR1 0x00000008 /* External interrupt 1 */
2077#define UIC_EIR0 0x00000004 /* External interrupt 0 */
2078#endif /* CONFIG_440SPE */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]2079
2080/*-----------------------------------------------------------------------------+
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2081| External Bus Controller Bit Settings
2082+-----------------------------------------------------------------------------*/
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2083#define EBC_CFGADDR_MASK 0x0000003F
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2084
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2085#define EBC_BXCR_BAS_ENCODE(n) ((((unsigned long)(n))&0xFFF00000)<<0)
2086#define EBC_BXCR_BS_MASK 0x000E0000
2087#define EBC_BXCR_BS_1MB 0x00000000
2088#define EBC_BXCR_BS_2MB 0x00020000
2089#define EBC_BXCR_BS_4MB 0x00040000
2090#define EBC_BXCR_BS_8MB 0x00060000
2091#define EBC_BXCR_BS_16MB 0x00080000
2092#define EBC_BXCR_BS_32MB 0x000A0000
2093#define EBC_BXCR_BS_64MB 0x000C0000
2094#define EBC_BXCR_BS_128MB 0x000E0000
2095#define EBC_BXCR_BU_MASK 0x00018000
2096#define EBC_BXCR_BU_R 0x00008000
2097#define EBC_BXCR_BU_W 0x00010000
2098#define EBC_BXCR_BU_RW 0x00018000
2099#define EBC_BXCR_BW_MASK 0x00006000
2100#define EBC_BXCR_BW_8BIT 0x00000000
2101#define EBC_BXCR_BW_16BIT 0x00002000
Stefan Roese5ff4c3f2005-08-15 12:31:23 +0200[diff] [blame]2102#define EBC_BXCR_BW_32BIT 0x00006000
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2103#define EBC_BXAP_BME_ENABLED 0x80000000
2104#define EBC_BXAP_BME_DISABLED 0x00000000
2105#define EBC_BXAP_TWT_ENCODE(n) ((((unsigned long)(n))&0xFF)<<23)
2106#define EBC_BXAP_BCE_DISABLE 0x00000000
2107#define EBC_BXAP_BCE_ENABLE 0x00400000
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]2108#define EBC_BXAP_BCT_MASK 0x00300000
2109#define EBC_BXAP_BCT_2TRANS 0x00000000
2110#define EBC_BXAP_BCT_4TRANS 0x00100000
2111#define EBC_BXAP_BCT_8TRANS 0x00200000
2112#define EBC_BXAP_BCT_16TRANS 0x00300000
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2113#define EBC_BXAP_CSN_ENCODE(n) ((((unsigned long)(n))&0x3)<<18)
2114#define EBC_BXAP_OEN_ENCODE(n) ((((unsigned long)(n))&0x3)<<16)
2115#define EBC_BXAP_WBN_ENCODE(n) ((((unsigned long)(n))&0x3)<<14)
2116#define EBC_BXAP_WBF_ENCODE(n) ((((unsigned long)(n))&0x3)<<12)
2117#define EBC_BXAP_TH_ENCODE(n) ((((unsigned long)(n))&0x7)<<9)
2118#define EBC_BXAP_RE_ENABLED 0x00000100
2119#define EBC_BXAP_RE_DISABLED 0x00000000
2120#define EBC_BXAP_SOR_DELAYED 0x00000000
2121#define EBC_BXAP_SOR_NONDELAYED 0x00000080
2122#define EBC_BXAP_BEM_WRITEONLY 0x00000000
2123#define EBC_BXAP_BEM_RW 0x00000040
2124#define EBC_BXAP_PEN_DISABLED 0x00000000
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2125
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2126#define EBC_CFG_LE_MASK 0x80000000
2127#define EBC_CFG_LE_UNLOCK 0x00000000
2128#define EBC_CFG_LE_LOCK 0x80000000
2129#define EBC_CFG_PTD_MASK 0x40000000
2130#define EBC_CFG_PTD_ENABLE 0x00000000
2131#define EBC_CFG_PTD_DISABLE 0x40000000
2132#define EBC_CFG_RTC_MASK 0x38000000
2133#define EBC_CFG_RTC_16PERCLK 0x00000000
2134#define EBC_CFG_RTC_32PERCLK 0x08000000
2135#define EBC_CFG_RTC_64PERCLK 0x10000000
2136#define EBC_CFG_RTC_128PERCLK 0x18000000
2137#define EBC_CFG_RTC_256PERCLK 0x20000000
2138#define EBC_CFG_RTC_512PERCLK 0x28000000
2139#define EBC_CFG_RTC_1024PERCLK 0x30000000
2140#define EBC_CFG_RTC_2048PERCLK 0x38000000
2141#define EBC_CFG_ATC_MASK 0x04000000
2142#define EBC_CFG_ATC_HI 0x00000000
2143#define EBC_CFG_ATC_PREVIOUS 0x04000000
2144#define EBC_CFG_DTC_MASK 0x02000000
2145#define EBC_CFG_DTC_HI 0x00000000
2146#define EBC_CFG_DTC_PREVIOUS 0x02000000
2147#define EBC_CFG_CTC_MASK 0x01000000
2148#define EBC_CFG_CTC_HI 0x00000000
2149#define EBC_CFG_CTC_PREVIOUS 0x01000000
2150#define EBC_CFG_OEO_MASK 0x00800000
2151#define EBC_CFG_OEO_HI 0x00000000
2152#define EBC_CFG_OEO_PREVIOUS 0x00800000
2153#define EBC_CFG_EMC_MASK 0x00400000
2154#define EBC_CFG_EMC_NONDEFAULT 0x00000000
2155#define EBC_CFG_EMC_DEFAULT 0x00400000
2156#define EBC_CFG_PME_MASK 0x00200000
2157#define EBC_CFG_PME_DISABLE 0x00000000
2158#define EBC_CFG_PME_ENABLE 0x00200000
2159#define EBC_CFG_PMT_MASK 0x001F0000
2160#define EBC_CFG_PMT_ENCODE(n) ((((unsigned long)(n))&0x1F)<<12)
2161#define EBC_CFG_PR_MASK 0x0000C000
2162#define EBC_CFG_PR_16 0x00000000
2163#define EBC_CFG_PR_32 0x00004000
2164#define EBC_CFG_PR_64 0x00008000
2165#define EBC_CFG_PR_128 0x0000C000
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2166
2167/*-----------------------------------------------------------------------------+
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]2168| SDR0 Bit Settings
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2169+-----------------------------------------------------------------------------*/
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]2170#if defined(CONFIG_440SPE)
2171#define SDR0_CP440 0x0180
2172#define SDR0_CP440_ERPN_MASK 0x30000000
2173#define SDR0_CP440_ERPN_MASK_HI 0x3000
2174#define SDR0_CP440_ERPN_MASK_LO 0x0000
2175#define SDR0_CP440_ERPN_EBC 0x10000000
2176#define SDR0_CP440_ERPN_EBC_HI 0x1000
2177#define SDR0_CP440_ERPN_EBC_LO 0x0000
2178#define SDR0_CP440_ERPN_PCI 0x20000000
2179#define SDR0_CP440_ERPN_PCI_HI 0x2000
2180#define SDR0_CP440_ERPN_PCI_LO 0x0000
2181#define SDR0_CP440_ERPN_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2182#define SDR0_CP440_ERPN_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2183#define SDR0_CP440_NTO1_MASK 0x00000002
2184#define SDR0_CP440_NTO1_NTOP 0x00000000
2185#define SDR0_CP440_NTO1_NTO1 0x00000002
2186#define SDR0_CP440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2187#define SDR0_CP440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
2188#define SDR0_CFGADDR 0x00E /*already defined line 277 */
2189#define SDR0_CFGDATA 0x00F
2190
2191
2192#define SDR0_SDSTP0 0x0020
2193#define SDR0_SDSTP0_ENG_MASK 0x80000000
2194#define SDR0_SDSTP0_ENG_PLLDIS 0x00000000
2195#define SDR0_SDSTP0_ENG_PLLENAB 0x80000000
2196#define SDR0_SDSTP0_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2197#define SDR0_SDSTP0_ENG_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2198#define SDR0_SDSTP0_SRC_MASK 0x40000000
2199#define SDR0_SDSTP0_SRC_PLLOUTA 0x00000000
2200#define SDR0_SDSTP0_SRC_PLLOUTB 0x40000000
2201#define SDR0_SDSTP0_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2202#define SDR0_SDSTP0_SRC_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2203#define SDR0_SDSTP0_SEL_MASK 0x38000000
2204#define SDR0_SDSTP0_SEL_PLLOUT 0x00000000
2205#define SDR0_SDSTP0_SEL_CPU 0x08000000
2206#define SDR0_SDSTP0_SEL_EBC 0x28000000
2207#define SDR0_SDSTP0_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<27)
2208#define SDR0_SDSTP0_SEL_DECODE(n) ((((unsigned long)(n))>>27)&0x07)
2209#define SDR0_SDSTP0_TUNE_MASK 0x07FE0000
2210#define SDR0_SDSTP0_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<17)
2211#define SDR0_SDSTP0_TUNE_DECODE(n) ((((unsigned long)(n))>>17)&0x3FF)
2212#define SDR0_SDSTP0_FBDV_MASK 0x0001F000
2213#define SDR0_SDSTP0_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<12)
2214#define SDR0_SDSTP0_FBDV_DECODE(n) ((((((unsigned long)(n))>>12)-1)&0x1F)+1)
2215#define SDR0_SDSTP0_FWDVA_MASK 0x00000F00
2216#define SDR0_SDSTP0_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<8)
2217#define SDR0_SDSTP0_FWDVA_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x0F)+1)
2218#define SDR0_SDSTP0_FWDVB_MASK 0x000000E0
2219#define SDR0_SDSTP0_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<5)
2220#define SDR0_SDSTP0_FWDVB_DECODE(n) ((((((unsigned long)(n))>>5)-1)&0x07)+1)
2221#define SDR0_SDSTP0_PRBDV0_MASK 0x0000001C
2222#define SDR0_SDSTP0_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<2)
2223#define SDR0_SDSTP0_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>2)-1)&0x07)+1)
2224#define SDR0_SDSTP0_OPBDV0_MASK 0x00000003
2225#define SDR0_SDSTP0_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<0)
2226#define SDR0_SDSTP0_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x03)+1)
2227
2228
2229#define SDR0_SDSTP1 0x0021
2230#define SDR0_SDSTP1_LFBDV_MASK 0xFC000000
2231#define SDR0_SDSTP1_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<26)
2232#define SDR0_SDSTP1_LFBDV_DECODE(n) ((((unsigned long)(n))>>26)&0x3F)
2233#define SDR0_SDSTP1_PERDV0_MASK 0x03000000
2234#define SDR0_SDSTP1_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
2235#define SDR0_SDSTP1_PERDV0_DECODE(n) ((((unsigned long)(n))>>24)&0x03)
2236#define SDR0_SDSTP1_MALDV0_MASK 0x00C00000
2237#define SDR0_SDSTP1_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<22)
2238#define SDR0_SDSTP1_MALDV0_DECODE(n) ((((unsigned long)(n))>>22)&0x03)
2239#define SDR0_SDSTP1_DDR_MODE_MASK 0x00300000
2240#define SDR0_SDSTP1_DDR1_MODE 0x00100000
2241#define SDR0_SDSTP1_DDR2_MODE 0x00200000
2242#define SDR0_SDSTP1_DDR_ENCODE(n) ((((unsigned long)(n))&0x03)<<20)
2243#define SDR0_SDSTP1_DDR_DECODE(n) ((((unsigned long)(n))>>20)&0x03)
2244#define SDR0_SDSTP1_ERPN_MASK 0x00080000
2245#define SDR0_SDSTP1_ERPN_EBC 0x00000000
2246#define SDR0_SDSTP1_ERPN_PCI 0x00080000
2247#define SDR0_SDSTP1_PAE_MASK 0x00040000
2248#define SDR0_SDSTP1_PAE_DISABLE 0x00000000
2249#define SDR0_SDSTP1_PAE_ENABLE 0x00040000
2250#define SDR0_SDSTP1_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<18)
2251#define SDR0_SDSTP1_PAE_DECODE(n) ((((unsigned long)(n))>>18)&0x01)
2252#define SDR0_SDSTP1_PHCE_MASK 0x00020000
2253#define SDR0_SDSTP1_PHCE_DISABLE 0x00000000
2254#define SDR0_SDSTP1_PHCE_ENABLE 0x00020000
2255#define SDR0_SDSTP1_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<17)
2256#define SDR0_SDSTP1_PHCE_DECODE(n) ((((unsigned long)(n))>>17)&0x01)
2257#define SDR0_SDSTP1_PISE_MASK 0x00010000
2258#define SDR0_SDSTP1_PISE_DISABLE 0x00000000
2259#define SDR0_SDSTP1_PISE_ENABLE 0x00001000
2260#define SDR0_SDSTP1_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<16)
2261#define SDR0_SDSTP1_PISE_DECODE(n) ((((unsigned long)(n))>>16)&0x01)
2262#define SDR0_SDSTP1_PCWE_MASK 0x00008000
2263#define SDR0_SDSTP1_PCWE_DISABLE 0x00000000
2264#define SDR0_SDSTP1_PCWE_ENABLE 0x00008000
2265#define SDR0_SDSTP1_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<15)
2266#define SDR0_SDSTP1_PCWE_DECODE(n) ((((unsigned long)(n))>>15)&0x01)
2267#define SDR0_SDSTP1_PPIM_MASK 0x00007800
2268#define SDR0_SDSTP1_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<11)
2269#define SDR0_SDSTP1_PPIM_DECODE(n) ((((unsigned long)(n))>>11)&0x0F)
2270#define SDR0_SDSTP1_PR64E_MASK 0x00000400
2271#define SDR0_SDSTP1_PR64E_DISABLE 0x00000000
2272#define SDR0_SDSTP1_PR64E_ENABLE 0x00000400
2273#define SDR0_SDSTP1_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<10)
2274#define SDR0_SDSTP1_PR64E_DECODE(n) ((((unsigned long)(n))>>10)&0x01)
2275#define SDR0_SDSTP1_PXFS_MASK 0x00000300
2276#define SDR0_SDSTP1_PXFS_100_133 0x00000000
2277#define SDR0_SDSTP1_PXFS_66_100 0x00000100
2278#define SDR0_SDSTP1_PXFS_50_66 0x00000200
2279#define SDR0_SDSTP1_PXFS_0_50 0x00000300
2280#define SDR0_SDSTP1_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<8)
2281#define SDR0_SDSTP1_PXFS_DECODE(n) ((((unsigned long)(n))>>8)&0x03)
2282#define SDR0_SDSTP1_EBCW_MASK 0x00000080 /* SOP */
2283#define SDR0_SDSTP1_EBCW_8_BITS 0x00000000 /* SOP */
2284#define SDR0_SDSTP1_EBCW_16_BITS 0x00000080 /* SOP */
2285#define SDR0_SDSTP1_DBGEN_MASK 0x00000030 /* $218C */
2286#define SDR0_SDSTP1_DBGEN_FUNC 0x00000000
2287#define SDR0_SDSTP1_DBGEN_TRACE 0x00000010
2288#define SDR0_SDSTP1_DBGEN_ENCODE(n) ((((unsigned long)(n))&0x03)<<4) /* $218C */
2289#define SDR0_SDSTP1_DBGEN_DECODE(n) ((((unsigned long)(n))>>4)&0x03) /* $218C */
2290#define SDR0_SDSTP1_ETH_MASK 0x00000004
2291#define SDR0_SDSTP1_ETH_10_100 0x00000000
2292#define SDR0_SDSTP1_ETH_GIGA 0x00000004
2293#define SDR0_SDSTP1_ETH_ENCODE(n) ((((unsigned long)(n))&0x01)<<2)
2294#define SDR0_SDSTP1_ETH_DECODE(n) ((((unsigned long)(n))>>2)&0x01)
2295#define SDR0_SDSTP1_NTO1_MASK 0x00000001
2296#define SDR0_SDSTP1_NTO1_DISABLE 0x00000000
2297#define SDR0_SDSTP1_NTO1_ENABLE 0x00000001
2298#define SDR0_SDSTP1_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<0)
2299#define SDR0_SDSTP1_NTO1_DECODE(n) ((((unsigned long)(n))>>0)&0x01)
2300
2301#define SDR0_SDSTP2 0x0022
2302#define SDR0_SDSTP2_P1AE_MASK 0x80000000
2303#define SDR0_SDSTP2_P1AE_DISABLE 0x00000000
2304#define SDR0_SDSTP2_P1AE_ENABLE 0x80000000
2305#define SDR0_SDSTP2_P1AE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2306#define SDR0_SDSTP2_P1AE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2307#define SDR0_SDSTP2_P1HCE_MASK 0x40000000
2308#define SDR0_SDSTP2_P1HCE_DISABLE 0x00000000
2309#define SDR0_SDSTP2_P1HCE_ENABLE 0x40000000
2310#define SDR0_SDSTP2_P1HCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2311#define SDR0_SDSTP2_P1HCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2312#define SDR0_SDSTP2_P1ISE_MASK 0x20000000
2313#define SDR0_SDSTP2_P1ISE_DISABLE 0x00000000
2314#define SDR0_SDSTP2_P1ISE_ENABLE 0x20000000
2315#define SDR0_SDSTP2_P1ISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2316#define SDR0_SDSTP2_P1ISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2317#define SDR0_SDSTP2_P1CWE_MASK 0x10000000
2318#define SDR0_SDSTP2_P1CWE_DISABLE 0x00000000
2319#define SDR0_SDSTP2_P1CWE_ENABLE 0x10000000
2320#define SDR0_SDSTP2_P1CWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2321#define SDR0_SDSTP2_P1CWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2322#define SDR0_SDSTP2_P1PIM_MASK 0x0F000000
2323#define SDR0_SDSTP2_P1PIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2324#define SDR0_SDSTP2_P1PIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2325#define SDR0_SDSTP2_P1R64E_MASK 0x00800000
2326#define SDR0_SDSTP2_P1R64E_DISABLE 0x00000000
2327#define SDR0_SDSTP2_P1R64E_ENABLE 0x00800000
2328#define SDR0_SDSTP2_P1R64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2329#define SDR0_SDSTP2_P1R64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2330#define SDR0_SDSTP2_P1XFS_MASK 0x00600000
2331#define SDR0_SDSTP2_P1XFS_100_133 0x00000000
2332#define SDR0_SDSTP2_P1XFS_66_100 0x00200000
2333#define SDR0_SDSTP2_P1XFS_50_66 0x00400000
2334#define SDR0_SDSTP2_P1XFS_0_50 0x00600000
2335#define SDR0_SDSTP2_P1XFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2336#define SDR0_SDSTP2_P1XFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2337#define SDR0_SDSTP2_P2AE_MASK 0x00040000
2338#define SDR0_SDSTP2_P2AE_DISABLE 0x00000000
2339#define SDR0_SDSTP2_P2AE_ENABLE 0x00040000
2340#define SDR0_SDSTP2_P2AE_ENCODE(n) ((((unsigned long)(n))&0x01)<<18)
2341#define SDR0_SDSTP2_P2AE_DECODE(n) ((((unsigned long)(n))>>18)&0x01)
2342#define SDR0_SDSTP2_P2HCE_MASK 0x00020000
2343#define SDR0_SDSTP2_P2HCE_DISABLE 0x00000000
2344#define SDR0_SDSTP2_P2HCE_ENABLE 0x00020000
2345#define SDR0_SDSTP2_P2HCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<17)
2346#define SDR0_SDSTP2_P2HCE_DECODE(n) ((((unsigned long)(n))>>17)&0x01)
2347#define SDR0_SDSTP2_P2ISE_MASK 0x00010000
2348#define SDR0_SDSTP2_P2ISE_DISABLE 0x00000000
2349#define SDR0_SDSTP2_P2ISE_ENABLE 0x00010000
2350#define SDR0_SDSTP2_P2ISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<16)
2351#define SDR0_SDSTP2_P2ISE_DECODE(n) ((((unsigned long)(n))>>16)&0x01)
2352#define SDR0_SDSTP2_P2CWE_MASK 0x00008000
2353#define SDR0_SDSTP2_P2CWE_DISABLE 0x00000000
2354#define SDR0_SDSTP2_P2CWE_ENABLE 0x00008000
2355#define SDR0_SDSTP2_P2CWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<15)
2356#define SDR0_SDSTP2_P2CWE_DECODE(n) ((((unsigned long)(n))>>15)&0x01)
2357#define SDR0_SDSTP2_P2PIM_MASK 0x00007800
2358#define SDR0_SDSTP2_P2PIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<11)
2359#define SDR0_SDSTP2_P2PIM_DECODE(n) ((((unsigned long)(n))>>11)&0x0F)
2360#define SDR0_SDSTP2_P2XFS_MASK 0x00000300
2361#define SDR0_SDSTP2_P2XFS_100_133 0x00000000
2362#define SDR0_SDSTP2_P2XFS_66_100 0x00000100
2363#define SDR0_SDSTP2_P2XFS_50_66 0x00000200
2364#define SDR0_SDSTP2_P2XFS_0_50 0x00000100
2365#define SDR0_SDSTP2_P2XFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<8)
2366#define SDR0_SDSTP2_P2XFS_DECODE(n) ((((unsigned long)(n))>>8)&0x03)
2367
2368#define SDR0_SDSTP3 0x0023
2369
2370#define SDR0_PINSTP 0x0040
2371#define SDR0_PINSTP_BOOTSTRAP_MASK 0xC0000000 /* Strap Bits */
2372#define SDR0_PINSTP_BOOTSTRAP_SETTINGS0 0x00000000 /* Default strap settings 0 (EBC boot) */
2373#define SDR0_PINSTP_BOOTSTRAP_SETTINGS1 0x40000000 /* Default strap settings 1 (PCI boot) */
2374#define SDR0_PINSTP_BOOTSTRAP_IIC_54_EN 0x80000000 /* Serial Device Enabled - Addr = 0x54 */
2375#define SDR0_PINSTP_BOOTSTRAP_IIC_50_EN 0xC0000000 /* Serial Device Enabled - Addr = 0x50 */
2376#define SDR0_SDCS 0x0060
2377#define SDR0_ECID0 0x0080
2378#define SDR0_ECID1 0x0081
2379#define SDR0_ECID2 0x0082
2380#define SDR0_JTAG 0x00C0
2381
2382#define SDR0_DDR0 0x00E1
2383#define SDR0_DDR0_DPLLRST 0x80000000
2384#define SDR0_DDR0_DDRM_MASK 0x60000000
2385#define SDR0_DDR0_DDRM_DDR1 0x20000000
2386#define SDR0_DDR0_DDRM_DDR2 0x40000000
2387#define SDR0_DDR0_DDRM_ENCODE(n) ((((unsigned long)(n))&0x03)<<29)
2388#define SDR0_DDR0_DDRM_DECODE(n) ((((unsigned long)(n))>>29)&0x03)
2389#define SDR0_DDR0_TUNE_ENCODE(n) ((((unsigned long)(n))&0x2FF)<<0)
2390#define SDR0_DDR0_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x2FF)
2391
2392#define SDR0_UART0 0x0120
2393#define SDR0_UART1 0x0121
2394#define SDR0_UART2 0x0122
2395#define SDR0_UARTX_UXICS_MASK 0xF0000000
2396#define SDR0_UARTX_UXICS_PLB 0x20000000
2397#define SDR0_UARTX_UXEC_MASK 0x00800000
2398#define SDR0_UARTX_UXEC_INT 0x00000000
2399#define SDR0_UARTX_UXEC_EXT 0x00800000
2400#define SDR0_UARTX_UXDIV_MASK 0x000000FF
2401#define SDR0_UARTX_UXDIV_ENCODE(n) ((((unsigned long)(n))&0xFF)<<0)
2402#define SDR0_UARTX_UXDIV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0xFF)+1)
2403
2404#define SDR0_CP440 0x0180
2405#define SDR0_CP440_ERPN_MASK 0x30000000
2406#define SDR0_CP440_ERPN_MASK_HI 0x3000
2407#define SDR0_CP440_ERPN_MASK_LO 0x0000
2408#define SDR0_CP440_ERPN_EBC 0x10000000
2409#define SDR0_CP440_ERPN_EBC_HI 0x1000
2410#define SDR0_CP440_ERPN_EBC_LO 0x0000
2411#define SDR0_CP440_ERPN_PCI 0x20000000
2412#define SDR0_CP440_ERPN_PCI_HI 0x2000
2413#define SDR0_CP440_ERPN_PCI_LO 0x0000
2414#define SDR0_CP440_ERPN_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2415#define SDR0_CP440_ERPN_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2416#define SDR0_CP440_NTO1_MASK 0x00000002
2417#define SDR0_CP440_NTO1_NTOP 0x00000000
2418#define SDR0_CP440_NTO1_NTO1 0x00000002
2419#define SDR0_CP440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2420#define SDR0_CP440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
2421
2422#define SDR0_XCR0 0x01C0
2423#define SDR0_XCR1 0x01C3
2424#define SDR0_XCR2 0x01C6
2425#define SDR0_XCRn_PAE_MASK 0x80000000
2426#define SDR0_XCRn_PAE_DISABLE 0x00000000
2427#define SDR0_XCRn_PAE_ENABLE 0x80000000
2428#define SDR0_XCRn_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2429#define SDR0_XCRn_PAE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2430#define SDR0_XCRn_PHCE_MASK 0x40000000
2431#define SDR0_XCRn_PHCE_DISABLE 0x00000000
2432#define SDR0_XCRn_PHCE_ENABLE 0x40000000
2433#define SDR0_XCRn_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2434#define SDR0_XCRn_PHCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2435#define SDR0_XCRn_PISE_MASK 0x20000000
2436#define SDR0_XCRn_PISE_DISABLE 0x00000000
2437#define SDR0_XCRn_PISE_ENABLE 0x20000000
2438#define SDR0_XCRn_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2439#define SDR0_XCRn_PISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2440#define SDR0_XCRn_PCWE_MASK 0x10000000
2441#define SDR0_XCRn_PCWE_DISABLE 0x00000000
2442#define SDR0_XCRn_PCWE_ENABLE 0x10000000
2443#define SDR0_XCRn_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2444#define SDR0_XCRn_PCWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2445#define SDR0_XCRn_PPIM_MASK 0x0F000000
2446#define SDR0_XCRn_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2447#define SDR0_XCRn_PPIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2448#define SDR0_XCRn_PR64E_MASK 0x00800000
2449#define SDR0_XCRn_PR64E_DISABLE 0x00000000
2450#define SDR0_XCRn_PR64E_ENABLE 0x00800000
2451#define SDR0_XCRn_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2452#define SDR0_XCRn_PR64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2453#define SDR0_XCRn_PXFS_MASK 0x00600000
2454#define SDR0_XCRn_PXFS_100_133 0x00000000
2455#define SDR0_XCRn_PXFS_66_100 0x00200000
2456#define SDR0_XCRn_PXFS_50_66 0x00400000
2457#define SDR0_XCRn_PXFS_0_33 0x00600000
2458#define SDR0_XCRn_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2459#define SDR0_XCRn_PXFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2460
2461#define SDR0_XPLLC0 0x01C1
2462#define SDR0_XPLLD0 0x01C2
2463#define SDR0_XPLLC1 0x01C4
2464#define SDR0_XPLLD1 0x01C5
2465#define SDR0_XPLLC2 0x01C7
2466#define SDR0_XPLLD2 0x01C8
2467#define SDR0_SRST 0x0200
2468#define SDR0_SLPIPE 0x0220
2469
2470#define SDR0_AMP0 0x0240
2471#define SDR0_AMP0_PRIORITY 0xFFFF0000
2472#define SDR0_AMP0_ALTERNATE_PRIORITY 0x0000FF00
2473#define SDR0_AMP0_RESERVED_BITS_MASK 0x000000FF
2474
2475#define SDR0_AMP1 0x0241
2476#define SDR0_AMP1_PRIORITY 0xFC000000
2477#define SDR0_AMP1_ALTERNATE_PRIORITY 0x0000E000
2478#define SDR0_AMP1_RESERVED_BITS_MASK 0x03FF1FFF
2479
2480#define SDR0_MIRQ0 0x0260
2481#define SDR0_MIRQ1 0x0261
2482#define SDR0_MALTBL 0x0280
2483#define SDR0_MALRBL 0x02A0
2484#define SDR0_MALTBS 0x02C0
2485#define SDR0_MALRBS 0x02E0
2486
2487/* Reserved for Customer Use */
2488#define SDR0_CUST0 0x4000
2489#define SDR0_CUST0_AUTONEG_MASK 0x8000000
2490#define SDR0_CUST0_NO_AUTONEG 0x0000000
2491#define SDR0_CUST0_AUTONEG 0x8000000
2492#define SDR0_CUST0_ETH_FORCE_MASK 0x6000000
2493#define SDR0_CUST0_ETH_FORCE_10MHZ 0x0000000
2494#define SDR0_CUST0_ETH_FORCE_100MHZ 0x2000000
2495#define SDR0_CUST0_ETH_FORCE_1000MHZ 0x4000000
2496#define SDR0_CUST0_ETH_DUPLEX_MASK 0x1000000
2497#define SDR0_CUST0_ETH_HALF_DUPLEX 0x0000000
2498#define SDR0_CUST0_ETH_FULL_DUPLEX 0x1000000
2499
2500#define SDR0_SDSTP4 0x4001
2501#define SDR0_CUST1 0x4002
2502#define SDR0_SDSTP5 0x4003
2503#define SDR0_CUST2 0x4004
2504#define SDR0_SDSTP6 0x4005
2505#define SDR0_CUST3 0x4006
2506#define SDR0_SDSTP7 0x4007
2507
2508#define SDR0_PFC0 0x4100
2509#define SDR0_PFC0_GPIO_0 0x80000000
2510#define SDR0_PFC0_PCIX0REQ2_N 0x00000000
2511#define SDR0_PFC0_GPIO_1 0x40000000
2512#define SDR0_PFC0_PCIX0REQ3_N 0x00000000
2513#define SDR0_PFC0_GPIO_2 0x20000000
2514#define SDR0_PFC0_PCIX0GNT2_N 0x00000000
2515#define SDR0_PFC0_GPIO_3 0x10000000
2516#define SDR0_PFC0_PCIX0GNT3_N 0x00000000
2517#define SDR0_PFC0_GPIO_4 0x08000000
2518#define SDR0_PFC0_PCIX1REQ2_N 0x00000000
2519#define SDR0_PFC0_GPIO_5 0x04000000
2520#define SDR0_PFC0_PCIX1REQ3_N 0x00000000
2521#define SDR0_PFC0_GPIO_6 0x02000000
2522#define SDR0_PFC0_PCIX1GNT2_N 0x00000000
2523#define SDR0_PFC0_GPIO_7 0x01000000
2524#define SDR0_PFC0_PCIX1GNT3_N 0x00000000
2525#define SDR0_PFC0_GPIO_8 0x00800000
2526#define SDR0_PFC0_PERREADY 0x00000000
2527#define SDR0_PFC0_GPIO_9 0x00400000
2528#define SDR0_PFC0_PERCS1_N 0x00000000
2529#define SDR0_PFC0_GPIO_10 0x00200000
2530#define SDR0_PFC0_PERCS2_N 0x00000000
2531#define SDR0_PFC0_GPIO_11 0x00100000
2532#define SDR0_PFC0_IRQ0 0x00000000
2533#define SDR0_PFC0_GPIO_12 0x00080000
2534#define SDR0_PFC0_IRQ1 0x00000000
2535#define SDR0_PFC0_GPIO_13 0x00040000
2536#define SDR0_PFC0_IRQ2 0x00000000
2537#define SDR0_PFC0_GPIO_14 0x00020000
2538#define SDR0_PFC0_IRQ3 0x00000000
2539#define SDR0_PFC0_GPIO_15 0x00010000
2540#define SDR0_PFC0_IRQ4 0x00000000
2541#define SDR0_PFC0_GPIO_16 0x00008000
2542#define SDR0_PFC0_IRQ5 0x00000000
2543#define SDR0_PFC0_GPIO_17 0x00004000
2544#define SDR0_PFC0_PERBE0_N 0x00000000
2545#define SDR0_PFC0_GPIO_18 0x00002000
2546#define SDR0_PFC0_PCI0GNT0_N 0x00000000
2547#define SDR0_PFC0_GPIO_19 0x00001000
2548#define SDR0_PFC0_PCI0GNT1_N 0x00000000
2549#define SDR0_PFC0_GPIO_20 0x00000800
2550#define SDR0_PFC0_PCI0REQ0_N 0x00000000
2551#define SDR0_PFC0_GPIO_21 0x00000400
2552#define SDR0_PFC0_PCI0REQ1_N 0x00000000
2553#define SDR0_PFC0_GPIO_22 0x00000200
2554#define SDR0_PFC0_PCI1GNT0_N 0x00000000
2555#define SDR0_PFC0_GPIO_23 0x00000100
2556#define SDR0_PFC0_PCI1GNT1_N 0x00000000
2557#define SDR0_PFC0_GPIO_24 0x00000080
2558#define SDR0_PFC0_PCI1REQ0_N 0x00000000
2559#define SDR0_PFC0_GPIO_25 0x00000040
2560#define SDR0_PFC0_PCI1REQ1_N 0x00000000
2561#define SDR0_PFC0_GPIO_26 0x00000020
2562#define SDR0_PFC0_PCI2GNT0_N 0x00000000
2563#define SDR0_PFC0_GPIO_27 0x00000010
2564#define SDR0_PFC0_PCI2GNT1_N 0x00000000
2565#define SDR0_PFC0_GPIO_28 0x00000008
2566#define SDR0_PFC0_PCI2REQ0_N 0x00000000
2567#define SDR0_PFC0_GPIO_29 0x00000004
2568#define SDR0_PFC0_PCI2REQ1_N 0x00000000
2569#define SDR0_PFC0_GPIO_30 0x00000002
2570#define SDR0_PFC0_UART1RX 0x00000000
2571#define SDR0_PFC0_GPIO_31 0x00000001
2572#define SDR0_PFC0_UART1TX 0x00000000
2573
2574#define SDR0_PFC1 0x4101
2575#define SDR0_PFC1_UART1_CTS_RTS_MASK 0x02000000
2576#define SDR0_PFC1_UART1_DSR_DTR 0x00000000
2577#define SDR0_PFC1_UART1_CTS_RTS 0x02000000
2578#define SDR0_PFC1_UART2_IN_SERVICE_MASK 0x01000000
2579#define SDR0_PFC1_UART2_NOT_IN_SERVICE 0x00000000
2580#define SDR0_PFC1_UART2_IN_SERVICE 0x01000000
2581#define SDR0_PFC1_ETH_GIGA_MASK 0x00200000
2582#define SDR0_PFC1_ETH_10_100 0x00000000
2583#define SDR0_PFC1_ETH_GIGA 0x00200000
2584#define SDR0_PFC1_ETH_GIGA_ENCODE(n) ((((unsigned long)(n))&0x1)<<21)
2585#define SDR0_PFC1_ETH_GIGA_DECODE(n) ((((unsigned long)(n))>>21)&0x01)
2586#define SDR0_PFC1_CPU_TRACE_MASK 0x00180000 /* $218C */
2587#define SDR0_PFC1_CPU_NO_TRACE 0x00000000
2588#define SDR0_PFC1_CPU_TRACE 0x00080000
2589#define SDR0_PFC1_CPU_TRACE_ENCODE(n) ((((unsigned long)(n))&0x3)<<19) /* $218C */
2590#define SDR0_PFC1_CPU_TRACE_DECODE(n) ((((unsigned long)(n))>>19)&0x03) /* $218C */
2591
2592#define SDR0_MFR 0x4300
2593#endif /* CONFIG_440SPE */
2594
2595
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]2596#define SDR0_SDCS_SDD (0x80000000 >> 31)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2597
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]2598#if defined(CONFIG_440GP)
2599#define CPC0_STRP1_PAE_MASK (0x80000000 >> 11)
2600#define CPC0_STRP1_PISE_MASK (0x80000000 >> 13)
2601#endif /* defined(CONFIG_440GP) */
2602#if defined(CONFIG_440GX) || defined(CONFIG_440SP)
2603#define SDR0_SDSTP1_PAE_MASK (0x80000000 >> 13)
2604#define SDR0_SDSTP1_PISE_MASK (0x80000000 >> 15)
2605#endif /* defined(CONFIG_440GX) || defined(CONFIG_440SP) */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2606#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
2607 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese99644742005-11-29 18:18:21 +0100[diff] [blame]2608#define SDR0_SDSTP1_PAE_MASK (0x80000000 >> 21)
2609#define SDR0_SDSTP1_PAME_MASK (0x80000000 >> 27)
2610#endif /* defined(CONFIG_440EP) || defined(CONFIG_440GR) */
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2611
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2612#define SDR0_UARTX_UXICS_MASK 0xF0000000
2613#define SDR0_UARTX_UXICS_PLB 0x20000000
2614#define SDR0_UARTX_UXEC_MASK 0x00800000
2615#define SDR0_UARTX_UXEC_INT 0x00000000
2616#define SDR0_UARTX_UXEC_EXT 0x00800000
2617#define SDR0_UARTX_UXDTE_MASK 0x00400000
2618#define SDR0_UARTX_UXDTE_DISABLE 0x00000000
2619#define SDR0_UARTX_UXDTE_ENABLE 0x00400000
2620#define SDR0_UARTX_UXDRE_MASK 0x00200000
2621#define SDR0_UARTX_UXDRE_DISABLE 0x00000000
2622#define SDR0_UARTX_UXDRE_ENABLE 0x00200000
2623#define SDR0_UARTX_UXDC_MASK 0x00100000
2624#define SDR0_UARTX_UXDC_NOTCLEARED 0x00000000
2625#define SDR0_UARTX_UXDC_CLEARED 0x00100000
2626#define SDR0_UARTX_UXDIV_MASK 0x000000FF
2627#define SDR0_UARTX_UXDIV_ENCODE(n) ((((unsigned long)(n))&0xFF)<<0)
2628#define SDR0_UARTX_UXDIV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0xFF)+1)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2629
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2630#define SDR0_CPU440_EARV_MASK 0x30000000
2631#define SDR0_CPU440_EARV_EBC 0x10000000
2632#define SDR0_CPU440_EARV_PCI 0x20000000
2633#define SDR0_CPU440_EARV_ENCODE(n) ((((unsigned long)(n))&0x03)<<28)
2634#define SDR0_CPU440_EARV_DECODE(n) ((((unsigned long)(n))>>28)&0x03)
2635#define SDR0_CPU440_NTO1_MASK 0x00000002
2636#define SDR0_CPU440_NTO1_NTOP 0x00000000
2637#define SDR0_CPU440_NTO1_NTO1 0x00000002
2638#define SDR0_CPU440_NTO1_ENCODE(n) ((((unsigned long)(n))&0x01)<<1)
2639#define SDR0_CPU440_NTO1_DECODE(n) ((((unsigned long)(n))>>1)&0x01)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2640
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2641#define SDR0_XCR_PAE_MASK 0x80000000
2642#define SDR0_XCR_PAE_DISABLE 0x00000000
2643#define SDR0_XCR_PAE_ENABLE 0x80000000
2644#define SDR0_XCR_PAE_ENCODE(n) ((((unsigned long)(n))&0x01)<<31)
2645#define SDR0_XCR_PAE_DECODE(n) ((((unsigned long)(n))>>31)&0x01)
2646#define SDR0_XCR_PHCE_MASK 0x40000000
2647#define SDR0_XCR_PHCE_DISABLE 0x00000000
2648#define SDR0_XCR_PHCE_ENABLE 0x40000000
2649#define SDR0_XCR_PHCE_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2650#define SDR0_XCR_PHCE_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2651#define SDR0_XCR_PISE_MASK 0x20000000
2652#define SDR0_XCR_PISE_DISABLE 0x00000000
2653#define SDR0_XCR_PISE_ENABLE 0x20000000
2654#define SDR0_XCR_PISE_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2655#define SDR0_XCR_PISE_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2656#define SDR0_XCR_PCWE_MASK 0x10000000
2657#define SDR0_XCR_PCWE_DISABLE 0x00000000
2658#define SDR0_XCR_PCWE_ENABLE 0x10000000
2659#define SDR0_XCR_PCWE_ENCODE(n) ((((unsigned long)(n))&0x01)<<28)
2660#define SDR0_XCR_PCWE_DECODE(n) ((((unsigned long)(n))>>28)&0x01)
2661#define SDR0_XCR_PPIM_MASK 0x0F000000
2662#define SDR0_XCR_PPIM_ENCODE(n) ((((unsigned long)(n))&0x0F)<<24)
2663#define SDR0_XCR_PPIM_DECODE(n) ((((unsigned long)(n))>>24)&0x0F)
2664#define SDR0_XCR_PR64E_MASK 0x00800000
2665#define SDR0_XCR_PR64E_DISABLE 0x00000000
2666#define SDR0_XCR_PR64E_ENABLE 0x00800000
2667#define SDR0_XCR_PR64E_ENCODE(n) ((((unsigned long)(n))&0x01)<<23)
2668#define SDR0_XCR_PR64E_DECODE(n) ((((unsigned long)(n))>>23)&0x01)
2669#define SDR0_XCR_PXFS_MASK 0x00600000
2670#define SDR0_XCR_PXFS_HIGH 0x00000000
2671#define SDR0_XCR_PXFS_MED 0x00200000
2672#define SDR0_XCR_PXFS_LOW 0x00400000
2673#define SDR0_XCR_PXFS_ENCODE(n) ((((unsigned long)(n))&0x03)<<21)
2674#define SDR0_XCR_PXFS_DECODE(n) ((((unsigned long)(n))>>21)&0x03)
2675#define SDR0_XCR_PDM_MASK 0x00000040
2676#define SDR0_XCR_PDM_MULTIPOINT 0x00000000
2677#define SDR0_XCR_PDM_P2P 0x00000040
2678#define SDR0_XCR_PDM_ENCODE(n) ((((unsigned long)(n))&0x01)<<19)
2679#define SDR0_XCR_PDM_DECODE(n) ((((unsigned long)(n))>>19)&0x01)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2680
2681#define SDR0_PFC0_UART1_DSR_CTS_EN_MASK 0x00030000
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2682#define SDR0_PFC0_GEIE_MASK 0x00003E00
2683#define SDR0_PFC0_GEIE_TRE 0x00003E00
2684#define SDR0_PFC0_GEIE_NOTRE 0x00000000
2685#define SDR0_PFC0_TRE_MASK 0x00000100
2686#define SDR0_PFC0_TRE_DISABLE 0x00000000
2687#define SDR0_PFC0_TRE_ENABLE 0x00000100
2688#define SDR0_PFC0_TRE_ENCODE(n) ((((unsigned long)(n))&0x01)<<8)
2689#define SDR0_PFC0_TRE_DECODE(n) ((((unsigned long)(n))>>8)&0x01)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2690
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2691#define SDR0_PFC1_UART1_DSR_CTS_MASK 0x02000000
2692#define SDR0_PFC1_EPS_MASK 0x01C00000
2693#define SDR0_PFC1_EPS_GROUP0 0x00000000
2694#define SDR0_PFC1_EPS_GROUP1 0x00400000
2695#define SDR0_PFC1_EPS_GROUP2 0x00800000
2696#define SDR0_PFC1_EPS_GROUP3 0x00C00000
2697#define SDR0_PFC1_EPS_GROUP4 0x01000000
2698#define SDR0_PFC1_EPS_GROUP5 0x01400000
2699#define SDR0_PFC1_EPS_GROUP6 0x01800000
2700#define SDR0_PFC1_EPS_GROUP7 0x01C00000
2701#define SDR0_PFC1_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<22)
2702#define SDR0_PFC1_EPS_DECODE(n) ((((unsigned long)(n))>>22)&0x07)
2703#define SDR0_PFC1_RMII_MASK 0x00200000
2704#define SDR0_PFC1_RMII_100MBIT 0x00000000
2705#define SDR0_PFC1_RMII_10MBIT 0x00200000
2706#define SDR0_PFC1_RMII_ENCODE(n) ((((unsigned long)(n))&0x01)<<21)
2707#define SDR0_PFC1_RMII_DECODE(n) ((((unsigned long)(n))>>21)&0x01)
2708#define SDR0_PFC1_CTEMS_MASK 0x00100000
2709#define SDR0_PFC1_CTEMS_EMS 0x00000000
2710#define SDR0_PFC1_CTEMS_CPUTRACE 0x00100000
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2711
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2712#define SDR0_MFR_TAH0_MASK 0x80000000
2713#define SDR0_MFR_TAH0_ENABLE 0x00000000
2714#define SDR0_MFR_TAH0_DISABLE 0x80000000
2715#define SDR0_MFR_TAH1_MASK 0x40000000
2716#define SDR0_MFR_TAH1_ENABLE 0x00000000
2717#define SDR0_MFR_TAH1_DISABLE 0x40000000
2718#define SDR0_MFR_PCM_MASK 0x20000000
2719#define SDR0_MFR_PCM_PPC440GX 0x00000000
2720#define SDR0_MFR_PCM_PPC440GP 0x20000000
2721#define SDR0_MFR_ECS_MASK 0x10000000
2722#define SDR0_MFR_ECS_INTERNAL 0x10000000
2723
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]2724#define SDR0_MFR_ETH0_CLK_SEL 0x08000000 /* Ethernet0 Clock Select */
2725#define SDR0_MFR_ETH1_CLK_SEL 0x04000000 /* Ethernet1 Clock Select */
2726#define SDR0_MFR_ZMII_MODE_MASK 0x03000000 /* ZMII Mode Mask */
2727#define SDR0_MFR_ZMII_MODE_MII 0x00000000 /* ZMII Mode MII */
2728#define SDR0_MFR_ZMII_MODE_SMII 0x01000000 /* ZMII Mode SMII */
2729#define SDR0_MFR_ZMII_MODE_RMII_10M 0x02000000 /* ZMII Mode RMII - 10 Mbs */
2730#define SDR0_MFR_ZMII_MODE_RMII_100M 0x03000000 /* ZMII Mode RMII - 100 Mbs */
2731#define SDR0_MFR_ZMII_MODE_BIT0 0x02000000 /* ZMII Mode Bit0 */
2732#define SDR0_MFR_ZMII_MODE_BIT1 0x01000000 /* ZMII Mode Bit1 */
2733#define SDR0_MFR_ERRATA3_EN0 0x00800000
2734#define SDR0_MFR_ERRATA3_EN1 0x00400000
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2735#if defined(CONFIG_440GX) /* test-only: only 440GX or 440SPE??? */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]2736#define SDR0_MFR_PKT_REJ_MASK 0x00300000 /* Pkt Rej. Enable Mask */
2737#define SDR0_MFR_PKT_REJ_EN 0x00300000 /* Pkt Rej. Enable on both EMAC3 0-1 */
2738#define SDR0_MFR_PKT_REJ_EN0 0x00200000 /* Pkt Rej. Enable on EMAC3(0) */
2739#define SDR0_MFR_PKT_REJ_EN1 0x00100000 /* Pkt Rej. Enable on EMAC3(1) */
2740#define SDR0_MFR_PKT_REJ_POL 0x00080000 /* Packet Reject Polarity */
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2741#endif
2742
2743#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
2744#define SDR0_PFC1_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<22)
2745#define SDR0_PFC1_EPS_DECODE(n) ((((unsigned long)(n))>>22)&0x07)
2746#define SDR0_PFC2_EPS_ENCODE(n) ((((unsigned long)(n))&0x07)<<29)
2747#define SDR0_PFC2_EPS_DECODE(n) ((((unsigned long)(n))>>29)&0x07)
2748#endif
2749
2750#define SDR0_MFR_ECS_MASK 0x10000000
2751#define SDR0_MFR_ECS_INTERNAL 0x10000000
2752
2753#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
2754#define SDR0_SRST0 0x200
2755#define SDR0_SRST0_BGO 0x80000000 /* PLB to OPB bridge */
2756#define SDR0_SRST0_PLB4 0x40000000 /* PLB4 arbiter */
2757#define SDR0_SRST0_EBC 0x20000000 /* External bus controller */
2758#define SDR0_SRST0_OPB 0x10000000 /* OPB arbiter */
2759#define SDR0_SRST0_UART0 0x08000000 /* Universal asynchronous receiver/transmitter 0 */
2760#define SDR0_SRST0_UART1 0x04000000 /* Universal asynchronous receiver/transmitter 1 */
2761#define SDR0_SRST0_IIC0 0x02000000 /* Inter integrated circuit 0 */
2762#define SDR0_SRST0_USB2H 0x01000000 /* USB2.0 Host */
2763#define SDR0_SRST0_GPIO 0x00800000 /* General purpose I/O */
2764#define SDR0_SRST0_GPT 0x00400000 /* General purpose timer */
2765#define SDR0_SRST0_DMC 0x00200000 /* DDR SDRAM memory controller */
2766#define SDR0_SRST0_PCI 0x00100000 /* PCI */
2767#define SDR0_SRST0_EMAC0 0x00080000 /* Ethernet media access controller 0 */
2768#define SDR0_SRST0_EMAC1 0x00040000 /* Ethernet media access controller 1 */
2769#define SDR0_SRST0_CPM0 0x00020000 /* Clock and power management */
2770#define SDR0_SRST0_ZMII 0x00010000 /* ZMII bridge */
2771#define SDR0_SRST0_UIC0 0x00008000 /* Universal interrupt controller 0 */
2772#define SDR0_SRST0_UIC1 0x00004000 /* Universal interrupt controller 1 */
2773#define SDR0_SRST0_IIC1 0x00002000 /* Inter integrated circuit 1 */
2774#define SDR0_SRST0_SCP 0x00001000 /* Serial communications port */
2775#define SDR0_SRST0_BGI 0x00000800 /* OPB to PLB bridge */
2776#define SDR0_SRST0_DMA 0x00000400 /* Direct memory access controller */
2777#define SDR0_SRST0_DMAC 0x00000200 /* DMA channel */
2778#define SDR0_SRST0_MAL 0x00000100 /* Media access layer */
2779#define SDR0_SRST0_USB2D 0x00000080 /* USB2.0 device */
2780#define SDR0_SRST0_GPTR 0x00000040 /* General purpose timer */
2781#define SDR0_SRST0_P4P3 0x00000010 /* PLB4 to PLB3 bridge */
2782#define SDR0_SRST0_P3P4 0x00000008 /* PLB3 to PLB4 bridge */
2783#define SDR0_SRST0_PLB3 0x00000004 /* PLB3 arbiter */
2784#define SDR0_SRST0_UART2 0x00000002 /* Universal asynchronous receiver/transmitter 2 */
2785#define SDR0_SRST0_UART3 0x00000001 /* Universal asynchronous receiver/transmitter 3 */
2786
2787#define SDR0_SRST1 0x201
2788#define SDR0_SRST1_NDFC 0x80000000 /* Nand flash controller */
2789#define SDR0_SRST1_OPBA1 0x40000000 /* OPB Arbiter attached to PLB4 */
2790#define SDR0_SRST1_P4OPB0 0x20000000 /* PLB4 to OPB Bridge0 */
2791#define SDR0_SRST1_PLB42OPB0 SDR0_SRST1_P4OPB0
2792#define SDR0_SRST1_DMA4 0x10000000 /* DMA to PLB4 */
2793#define SDR0_SRST1_DMA4CH 0x08000000 /* DMA Channel to PLB4 */
2794#define SDR0_SRST1_OPBA2 0x04000000 /* OPB Arbiter attached to PLB4 USB 2.0 Host */
2795#define SDR0_SRST1_OPB2PLB40 0x02000000 /* OPB to PLB4 Bridge attached to USB 2.0 Host */
2796#define SDR0_SRST1_PLB42OPB1 0x01000000 /* PLB4 to OPB Bridge attached to USB 2.0 Host */
2797#define SDR0_SRST1_CPM1 0x00800000 /* Clock and Power management 1 */
2798#define SDR0_SRST1_UIC2 0x00400000 /* Universal Interrupt Controller 2 */
2799#define SDR0_SRST1_CRYP0 0x00200000 /* Security Engine */
2800#define SDR0_SRST1_USB20PHY 0x00100000 /* USB 2.0 Phy */
2801#define SDR0_SRST1_USB2HUTMI 0x00080000 /* USB 2.0 Host UTMI Interface */
2802#define SDR0_SRST1_USB2HPHY 0x00040000 /* USB 2.0 Host Phy Interface */
2803#define SDR0_SRST1_SRAM0 0x00020000 /* Internal SRAM Controller */
2804#define SDR0_SRST1_RGMII0 0x00010000 /* RGMII Bridge */
2805#define SDR0_SRST1_ETHPLL 0x00008000 /* Ethernet PLL */
2806#define SDR0_SRST1_FPU 0x00004000 /* Floating Point Unit */
2807#define SDR0_SRST1_KASU0 0x00002000 /* Kasumi Engine */
2808
2809#else
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]2810
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]2811#define SDR0_SRST_BGO 0x80000000
2812#define SDR0_SRST_PLB 0x40000000
2813#define SDR0_SRST_EBC 0x20000000
2814#define SDR0_SRST_OPB 0x10000000
2815#define SDR0_SRST_UART0 0x08000000
2816#define SDR0_SRST_UART1 0x04000000
2817#define SDR0_SRST_IIC0 0x02000000
2818#define SDR0_SRST_IIC1 0x01000000
2819#define SDR0_SRST_GPIO 0x00800000
2820#define SDR0_SRST_GPT 0x00400000
2821#define SDR0_SRST_DMC 0x00200000
2822#define SDR0_SRST_PCI 0x00100000
2823#define SDR0_SRST_EMAC0 0x00080000
2824#define SDR0_SRST_EMAC1 0x00040000
2825#define SDR0_SRST_CPM 0x00020000
2826#define SDR0_SRST_IMU 0x00010000
2827#define SDR0_SRST_UIC01 0x00008000
2828#define SDR0_SRST_UICB2 0x00004000
2829#define SDR0_SRST_SRAM 0x00002000
2830#define SDR0_SRST_EBM 0x00001000
2831#define SDR0_SRST_BGI 0x00000800
2832#define SDR0_SRST_DMA 0x00000400
2833#define SDR0_SRST_DMAC 0x00000200
2834#define SDR0_SRST_MAL 0x00000100
2835#define SDR0_SRST_ZMII 0x00000080
2836#define SDR0_SRST_GPTR 0x00000040
2837#define SDR0_SRST_PPM 0x00000020
2838#define SDR0_SRST_EMAC2 0x00000010
2839#define SDR0_SRST_EMAC3 0x00000008
2840#define SDR0_SRST_RGMII 0x00000001
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2841
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2842#endif
2843
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]2844/*-----------------------------------------------------------------------------+
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]2845| Clocking
2846+-----------------------------------------------------------------------------*/
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2847#if !defined (CONFIG_440GX) && \
2848 !defined(CONFIG_440EP) && !defined(CONFIG_440GR) && \
2849 !defined(CONFIG_440EPX) && !defined(CONFIG_440GRX) && \
2850 !defined(CONFIG_440SP) && !defined(CONFIG_440SPE)
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]2851#define PLLSYS0_TUNE_MASK 0xffc00000 /* PLL TUNE bits */
2852#define PLLSYS0_FB_DIV_MASK 0x003c0000 /* Feedback divisor */
2853#define PLLSYS0_FWD_DIV_A_MASK 0x00038000 /* Forward divisor A */
2854#define PLLSYS0_FWD_DIV_B_MASK 0x00007000 /* Forward divisor B */
2855#define PLLSYS0_OPB_DIV_MASK 0x00000c00 /* OPB divisor */
2856#define PLLSYS0_EPB_DIV_MASK 0x00000300 /* EPB divisor */
2857#define PLLSYS0_EXTSL_MASK 0x00000080 /* PerClk feedback path */
2858#define PLLSYS0_RW_MASK 0x00000060 /* ROM width */
2859#define PLLSYS0_RL_MASK 0x00000010 /* ROM location */
2860#define PLLSYS0_ZMII_SEL_MASK 0x0000000c /* ZMII selection */
2861#define PLLSYS0_BYPASS_MASK 0x00000002 /* Bypass PLL */
2862#define PLLSYS0_NTO1_MASK 0x00000001 /* CPU:PLB N-to-1 ratio */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]2863
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]2864#define PLL_VCO_FREQ_MIN 500 /* Min VCO freq (MHz) */
2865#define PLL_VCO_FREQ_MAX 1000 /* Max VCO freq (MHz) */
2866#define PLL_CPU_FREQ_MAX 400 /* Max CPU freq (MHz) */
2867#define PLL_PLB_FREQ_MAX 133 /* Max PLB freq (MHz) */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]2868#else /* !CONFIG_440GX or CONFIG_440EP or CONFIG_440GR */
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]2869#define PLLSYS0_ENG_MASK 0x80000000 /* 0 = SysClk, 1 = PLL VCO */
2870#define PLLSYS0_SRC_MASK 0x40000000 /* 0 = PLL A, 1 = PLL B */
2871#define PLLSYS0_SEL_MASK 0x38000000 /* 0 = PLL, 1 = CPU, 5 = PerClk */
2872#define PLLSYS0_TUNE_MASK 0x07fe0000 /* PLL Tune bits */
2873#define PLLSYS0_FB_DIV_MASK 0x0001f000 /* Feedback divisor */
2874#define PLLSYS0_FWD_DIV_A_MASK 0x00000f00 /* Fwd Div A */
2875#define PLLSYS0_FWD_DIV_B_MASK 0x000000e0 /* Fwd Div B */
2876#define PLLSYS0_PRI_DIV_B_MASK 0x0000001c /* PLL Primary Divisor B */
2877#define PLLSYS0_OPB_DIV_MASK 0x00000003 /* OPB Divisor */
2878
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]2879#define PLLC_ENG_MASK 0x20000000 /* PLL primary forward divisor source */
2880#define PLLC_SRC_MASK 0x20000000 /* PLL feedback source */
2881#define PLLD_FBDV_MASK 0x1f000000 /* PLL Feedback Divisor */
2882#define PLLD_FWDVA_MASK 0x000f0000 /* PLL Forward Divisor A */
2883#define PLLD_FWDVB_MASK 0x00000700 /* PLL Forward Divisor B */
2884#define PLLD_LFBDV_MASK 0x0000003f /* PLL Local Feedback Divisor */
2885
2886#define OPBDDV_MASK 0x03000000 /* OPB Clock Divisor Register */
2887#define PERDV_MASK 0x07000000 /* Periferal Clock Divisor */
2888#define PRADV_MASK 0x07000000 /* Primary Divisor A */
2889#define PRBDV_MASK 0x07000000 /* Primary Divisor B */
2890#define SPCID_MASK 0x03000000 /* Sync PCI Divisor */
2891
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]2892#define PLL_VCO_FREQ_MIN 500 /* Min VCO freq (MHz) */
2893#define PLL_VCO_FREQ_MAX 1000 /* Max VCO freq (MHz) */
2894#define PLL_CPU_FREQ_MAX 400 /* Max CPU freq (MHz) */
2895#define PLL_PLB_FREQ_MAX 133 /* Max PLB freq (MHz) */
2896
2897/* Strap 1 Register */
2898#define PLLSYS1_LF_DIV_MASK 0xfc000000 /* PLL Local Feedback Divisor */
2899#define PLLSYS1_PERCLK_DIV_MASK 0x03000000 /* Peripheral Clk Divisor */
2900#define PLLSYS1_MAL_DIV_MASK 0x00c00000 /* MAL Clk Divisor */
2901#define PLLSYS1_RW_MASK 0x00300000 /* ROM width */
2902#define PLLSYS1_EAR_MASK 0x00080000 /* ERAP Addres reset vector */
2903#define PLLSYS1_PAE_MASK 0x00040000 /* PCI arbitor enable */
2904#define PLLSYS1_PCHE_MASK 0x00020000 /* PCI host config enable */
2905#define PLLSYS1_PISE_MASK 0x00010000 /* PCI init seq. enable */
2906#define PLLSYS1_PCWE_MASK 0x00008000 /* PCI local cpu wait enable */
2907#define PLLSYS1_PPIM_MASK 0x00007800 /* PCI inbound map */
2908#define PLLSYS1_PR64E_MASK 0x00000400 /* PCI init Req64 enable */
2909#define PLLSYS1_PXFS_MASK 0x00000300 /* PCI-X Freq Sel */
2910#define PLLSYS1_RSVD_MASK 0x00000080 /* RSVD */
2911#define PLLSYS1_PDM_MASK 0x00000040 /* PCI-X Driver Mode */
2912#define PLLSYS1_EPS_MASK 0x00000038 /* Ethernet Pin Select */
2913#define PLLSYS1_RMII_MASK 0x00000004 /* RMII Mode */
2914#define PLLSYS1_TRE_MASK 0x00000002 /* GPIO Trace Enable */
2915#define PLLSYS1_NTO1_MASK 0x00000001 /* CPU:PLB N-to-1 ratio */
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]2916#endif /* CONFIG_440GX */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]2917
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]2918#if defined (CONFIG_440EPX) || defined (CONFIG_440GRX)
2919/*--------------------------------------*/
2920#define CPR0_PLLC 0x40
2921#define CPR0_PLLC_RST_MASK 0x80000000
2922#define CPR0_PLLC_RST_PLLLOCKED 0x00000000
2923#define CPR0_PLLC_RST_PLLRESET 0x80000000
2924#define CPR0_PLLC_ENG_MASK 0x40000000
2925#define CPR0_PLLC_ENG_DISABLE 0x00000000
2926#define CPR0_PLLC_ENG_ENABLE 0x40000000
2927#define CPR0_PLLC_ENG_ENCODE(n) ((((unsigned long)(n))&0x01)<<30)
2928#define CPR0_PLLC_ENG_DECODE(n) ((((unsigned long)(n))>>30)&0x01)
2929#define CPR0_PLLC_SRC_MASK 0x20000000
2930#define CPR0_PLLC_SRC_PLLOUTA 0x00000000
2931#define CPR0_PLLC_SRC_PLLOUTB 0x20000000
2932#define CPR0_PLLC_SRC_ENCODE(n) ((((unsigned long)(n))&0x01)<<29)
2933#define CPR0_PLLC_SRC_DECODE(n) ((((unsigned long)(n))>>29)&0x01)
2934#define CPR0_PLLC_SEL_MASK 0x07000000
2935#define CPR0_PLLC_SEL_PLL 0x00000000
2936#define CPR0_PLLC_SEL_CPU 0x01000000
2937#define CPR0_PLLC_SEL_PER 0x05000000
2938#define CPR0_PLLC_SEL_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2939#define CPR0_PLLC_SEL_DECODE(n) ((((unsigned long)(n))>>24)&0x07)
2940#define CPR0_PLLC_TUNE_MASK 0x000003FF
2941#define CPR0_PLLC_TUNE_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0)
2942#define CPR0_PLLC_TUNE_DECODE(n) ((((unsigned long)(n))>>0)&0x3FF)
2943/*--------------------------------------*/
2944#define CPR0_PLLD 0x60
2945#define CPR0_PLLD_FBDV_MASK 0x1F000000
2946#define CPR0_PLLD_FBDV_ENCODE(n) ((((unsigned long)(n))&0x1F)<<24)
2947#define CPR0_PLLD_FBDV_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x1F)+1)
2948#define CPR0_PLLD_FWDVA_MASK 0x000F0000
2949#define CPR0_PLLD_FWDVA_ENCODE(n) ((((unsigned long)(n))&0x0F)<<16)
2950#define CPR0_PLLD_FWDVA_DECODE(n) ((((((unsigned long)(n))>>16)-1)&0x0F)+1)
2951#define CPR0_PLLD_FWDVB_MASK 0x00000700
2952#define CPR0_PLLD_FWDVB_ENCODE(n) ((((unsigned long)(n))&0x07)<<8)
2953#define CPR0_PLLD_FWDVB_DECODE(n) ((((((unsigned long)(n))>>8)-1)&0x07)+1)
2954#define CPR0_PLLD_LFBDV_MASK 0x0000003F
2955#define CPR0_PLLD_LFBDV_ENCODE(n) ((((unsigned long)(n))&0x3F)<<0)
2956#define CPR0_PLLD_LFBDV_DECODE(n) ((((((unsigned long)(n))>>0)-1)&0x3F)+1)
2957/*--------------------------------------*/
2958#define CPR0_PRIMAD 0x80
2959#define CPR0_PRIMAD_PRADV0_MASK 0x07000000
2960#define CPR0_PRIMAD_PRADV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2961#define CPR0_PRIMAD_PRADV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
2962/*--------------------------------------*/
2963#define CPR0_PRIMBD 0xA0
2964#define CPR0_PRIMBD_PRBDV0_MASK 0x07000000
2965#define CPR0_PRIMBD_PRBDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
2966#define CPR0_PRIMBD_PRBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
2967/*--------------------------------------*/
2968#if 0
2969#define CPR0_CPM0_ER 0xB0 /* CPM Enable Register */
2970#define CPR0_CPM0_FR 0xB1 /* CPM Force Register */
2971#define CPR0_CPM0_SR 0xB2 /* CPM Status Register */
2972#define CPR0_CPM0_IIC0 0x80000000 /* Inter-Intergrated Circuit0 */
2973#define CPR0_CPM0_IIC1 0x40000000 /* Inter-Intergrated Circuit1 */
2974#define CPR0_CPM0_PCI 0x20000000 /* Peripheral Component Interconnect */
2975#define CPR0_CPM0_USB1H 0x08000000 /* USB1.1 Host */
2976#define CPR0_CPM0_FPU 0x04000000 /* PPC440 FPU */
2977#define CPR0_CPM0_CPU 0x02000000 /* PPC440x5 Processor Core */
2978#define CPR0_CPM0_DMA 0x01000000 /* Direct Memory Access Controller */
2979#define CPR0_CPM0_BGO 0x00800000 /* PLB to OPB Bridge */
2980#define CPR0_CPM0_BGI 0x00400000 /* OPB to PLB Bridge */
2981#define CPR0_CPM0_EBC 0x00200000 /* External Bus Controller */
2982#define CPR0_CPM0_NDFC 0x00100000 /* Nand Flash Controller */
2983#define CPR0_CPM0_MADMAL 0x00080000 /* DDR SDRAM Controller or MADMAL ??? */
2984#define CPR0_CPM0_DMC 0x00080000 /* DDR SDRAM Controller or MADMAL ??? */
2985#define CPR0_CPM0_PLB4 0x00040000 /* PLB4 Arbiter */
2986#define CPR0_CPM0_PLB4x3x 0x00020000 /* PLB4 to PLB3 */
2987#define CPR0_CPM0_PLB3x4x 0x00010000 /* PLB3 to PLB4 */
2988#define CPR0_CPM0_PLB3 0x00008000 /* PLB3 Arbiter */
2989#define CPR0_CPM0_PPM 0x00002000 /* PLB Performance Monitor */
2990#define CPR0_CPM0_UIC1 0x00001000 /* Universal Interrupt Controller 1 */
2991#define CPR0_CPM0_GPIO 0x00000800 /* General Purpose IO */
2992#define CPR0_CPM0_GPT 0x00000400 /* General Purpose Timer */
2993#define CPR0_CPM0_UART0 0x00000200 /* Universal Asynchronous Rcver/Xmitter 0 */
2994#define CPR0_CPM0_UART1 0x00000100 /* Universal Asynchronous Rcver/Xmitter 1 */
2995#define CPR0_CPM0_UIC0 0x00000080 /* Universal Interrupt Controller 0 */
2996#define CPR0_CPM0_TMRCLK 0x00000040 /* CPU Timer */
2997#define CPR0_CPM0_EMC0 0x00000020 /* Ethernet 0 */
2998#define CPR0_CPM0_EMC1 0x00000010 /* Ethernet 1 */
2999#define CPR0_CPM0_UART2 0x00000008 /* Universal Asynchronous Rcver/Xmitter 2 */
3000#define CPR0_CPM0_UART3 0x00000004 /* Universal Asynchronous Rcver/Xmitter 3 */
3001#define CPR0_CPM0_USB2D 0x00000002 /* USB2.0 Device */
3002#define CPR0_CPM0_USB2H 0x00000001 /* USB2.0 Host */
3003#endif
3004/*--------------------------------------*/
3005#define CPR0_OPBD 0xC0
3006#define CPR0_OPBD_OPBDV0_MASK 0x03000000
3007#define CPR0_OPBD_OPBDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3008#define CPR0_OPBD_OPBDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3009/*--------------------------------------*/
3010#define CPR0_PERD 0xE0
3011#define CPR0_PERD_PERDV0_MASK 0x07000000
3012#define CPR0_PERD_PERDV0_ENCODE(n) ((((unsigned long)(n))&0x07)<<24)
3013#define CPR0_PERD_PERDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x07)+1)
3014/*--------------------------------------*/
3015#define CPR0_MALD 0x100
3016#define CPR0_MALD_MALDV0_MASK 0x03000000
3017#define CPR0_MALD_MALDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3018#define CPR0_MALD_MALDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3019/*--------------------------------------*/
3020#define CPR0_SPCID 0x120
3021#define CPR0_SPCID_SPCIDV0_MASK 0x03000000
3022#define CPR0_SPCID_SPCIDV0_ENCODE(n) ((((unsigned long)(n))&0x03)<<24)
3023#define CPR0_SPCID_SPCIDV0_DECODE(n) ((((((unsigned long)(n))>>24)-1)&0x03)+1)
3024/*--------------------------------------*/
3025#define CPR0_ICFG 0x140
3026#define CPR0_ICFG_RLI_MASK 0x80000000
3027#define CPR0_ICFG_RLI_RESETCPR 0x00000000
3028#define CPR0_ICFG_RLI_PRESERVECPR 0x80000000
3029#define CPR0_ICFG_ICS_MASK 0x00000007
3030#endif /* defined (CONFIG_440EPX) || defined (CONFIG_440GRX) */
3031
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3032/*-----------------------------------------------------------------------------
3033| IIC Register Offsets
3034'----------------------------------------------------------------------------*/
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3035#define IICMDBUF 0x00
3036#define IICSDBUF 0x02
3037#define IICLMADR 0x04
3038#define IICHMADR 0x05
3039#define IICCNTL 0x06
3040#define IICMDCNTL 0x07
3041#define IICSTS 0x08
3042#define IICEXTSTS 0x09
3043#define IICLSADR 0x0A
3044#define IICHSADR 0x0B
3045#define IICCLKDIV 0x0C
3046#define IICINTRMSK 0x0D
3047#define IICXFRCNT 0x0E
3048#define IICXTCNTLSS 0x0F
3049#define IICDIRECTCNTL 0x10
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3050
3051/*-----------------------------------------------------------------------------
3052| UART Register Offsets
3053'----------------------------------------------------------------------------*/
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3054#define DATA_REG 0x00
3055#define DL_LSB 0x00
3056#define DL_MSB 0x01
3057#define INT_ENABLE 0x01
3058#define FIFO_CONTROL 0x02
3059#define LINE_CONTROL 0x03
3060#define MODEM_CONTROL 0x04
3061#define LINE_STATUS 0x05
3062#define MODEM_STATUS 0x06
3063#define SCRATCH 0x07
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3064
3065/*-----------------------------------------------------------------------------
3066| PCI Internal Registers et. al. (accessed via plb)
3067+----------------------------------------------------------------------------*/
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3068#define PCIX0_CFGADR (CFG_PCI_BASE + 0x0ec00000)
3069#define PCIX0_CFGDATA (CFG_PCI_BASE + 0x0ec00004)
3070#define PCIX0_CFGBASE (CFG_PCI_BASE + 0x0ec80000)
3071#define PCIX0_IOBASE (CFG_PCI_BASE + 0x08000000)
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3072
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]3073#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
3074 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3075
3076/* PCI Local Configuration Registers
3077 --------------------------------- */
3078#define PCI_MMIO_LCR_BASE (CFG_PCI_BASE + 0x0f400000) /* Real => 0x0EF400000 */
3079
3080/* PCI Master Local Configuration Registers */
3081#define PCIX0_PMM0LA (PCI_MMIO_LCR_BASE + 0x00) /* PMM0 Local Address */
3082#define PCIX0_PMM0MA (PCI_MMIO_LCR_BASE + 0x04) /* PMM0 Mask/Attribute */
3083#define PCIX0_PMM0PCILA (PCI_MMIO_LCR_BASE + 0x08) /* PMM0 PCI Low Address */
3084#define PCIX0_PMM0PCIHA (PCI_MMIO_LCR_BASE + 0x0C) /* PMM0 PCI High Address */
3085#define PCIX0_PMM1LA (PCI_MMIO_LCR_BASE + 0x10) /* PMM1 Local Address */
3086#define PCIX0_PMM1MA (PCI_MMIO_LCR_BASE + 0x14) /* PMM1 Mask/Attribute */
3087#define PCIX0_PMM1PCILA (PCI_MMIO_LCR_BASE + 0x18) /* PMM1 PCI Low Address */
3088#define PCIX0_PMM1PCIHA (PCI_MMIO_LCR_BASE + 0x1C) /* PMM1 PCI High Address */
3089#define PCIX0_PMM2LA (PCI_MMIO_LCR_BASE + 0x20) /* PMM2 Local Address */
3090#define PCIX0_PMM2MA (PCI_MMIO_LCR_BASE + 0x24) /* PMM2 Mask/Attribute */
3091#define PCIX0_PMM2PCILA (PCI_MMIO_LCR_BASE + 0x28) /* PMM2 PCI Low Address */
3092#define PCIX0_PMM2PCIHA (PCI_MMIO_LCR_BASE + 0x2C) /* PMM2 PCI High Address */
3093
3094/* PCI Target Local Configuration Registers */
3095#define PCIX0_PTM1MS (PCI_MMIO_LCR_BASE + 0x30) /* PTM1 Memory Size/Attribute */
3096#define PCIX0_PTM1LA (PCI_MMIO_LCR_BASE + 0x34) /* PTM1 Local Addr. Reg */
3097#define PCIX0_PTM2MS (PCI_MMIO_LCR_BASE + 0x38) /* PTM2 Memory Size/Attribute */
3098#define PCIX0_PTM2LA (PCI_MMIO_LCR_BASE + 0x3C) /* PTM2 Local Addr. Reg */
3099
3100#else
3101
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3102#define PCIX0_VENDID (PCIX0_CFGBASE + PCI_VENDOR_ID )
3103#define PCIX0_DEVID (PCIX0_CFGBASE + PCI_DEVICE_ID )
3104#define PCIX0_CMD (PCIX0_CFGBASE + PCI_COMMAND )
3105#define PCIX0_STATUS (PCIX0_CFGBASE + PCI_STATUS )
3106#define PCIX0_REVID (PCIX0_CFGBASE + PCI_REVISION_ID )
3107#define PCIX0_CLS (PCIX0_CFGBASE + PCI_CLASS_CODE)
3108#define PCIX0_CACHELS (PCIX0_CFGBASE + PCI_CACHE_LINE_SIZE )
3109#define PCIX0_LATTIM (PCIX0_CFGBASE + PCI_LATENCY_TIMER )
3110#define PCIX0_HDTYPE (PCIX0_CFGBASE + PCI_HEADER_TYPE )
3111#define PCIX0_BIST (PCIX0_CFGBASE + PCI_BIST )
3112#define PCIX0_BAR0 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_0 )
3113#define PCIX0_BAR1 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_1 )
3114#define PCIX0_BAR2 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_2 )
3115#define PCIX0_BAR3 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_3 )
3116#define PCIX0_BAR4 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_4 )
3117#define PCIX0_BAR5 (PCIX0_CFGBASE + PCI_BASE_ADDRESS_5 )
3118#define PCIX0_CISPTR (PCIX0_CFGBASE + PCI_CARDBUS_CIS )
3119#define PCIX0_SBSYSVID (PCIX0_CFGBASE + PCI_SUBSYSTEM_VENDOR_ID )
3120#define PCIX0_SBSYSID (PCIX0_CFGBASE + PCI_SUBSYSTEM_ID )
3121#define PCIX0_EROMBA (PCIX0_CFGBASE + PCI_ROM_ADDRESS )
3122#define PCIX0_CAP (PCIX0_CFGBASE + PCI_CAPABILITY_LIST )
3123#define PCIX0_RES0 (PCIX0_CFGBASE + 0x0035 )
3124#define PCIX0_RES1 (PCIX0_CFGBASE + 0x0036 )
3125#define PCIX0_RES2 (PCIX0_CFGBASE + 0x0038 )
3126#define PCIX0_INTLN (PCIX0_CFGBASE + PCI_INTERRUPT_LINE )
3127#define PCIX0_INTPN (PCIX0_CFGBASE + PCI_INTERRUPT_PIN )
3128#define PCIX0_MINGNT (PCIX0_CFGBASE + PCI_MIN_GNT )
3129#define PCIX0_MAXLTNCY (PCIX0_CFGBASE + PCI_MAX_LAT )
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3130
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3131#define PCIX0_BRDGOPT1 (PCIX0_CFGBASE + 0x0040)
3132#define PCIX0_BRDGOPT2 (PCIX0_CFGBASE + 0x0044)
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3133
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3134#define PCIX0_POM0LAL (PCIX0_CFGBASE + 0x0068)
3135#define PCIX0_POM0LAH (PCIX0_CFGBASE + 0x006c)
3136#define PCIX0_POM0SA (PCIX0_CFGBASE + 0x0070)
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3137#define PCIX0_POM0PCIAL (PCIX0_CFGBASE + 0x0074)
3138#define PCIX0_POM0PCIAH (PCIX0_CFGBASE + 0x0078)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3139#define PCIX0_POM1LAL (PCIX0_CFGBASE + 0x007c)
3140#define PCIX0_POM1LAH (PCIX0_CFGBASE + 0x0080)
3141#define PCIX0_POM1SA (PCIX0_CFGBASE + 0x0084)
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3142#define PCIX0_POM1PCIAL (PCIX0_CFGBASE + 0x0088)
3143#define PCIX0_POM1PCIAH (PCIX0_CFGBASE + 0x008c)
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3144#define PCIX0_POM2SA (PCIX0_CFGBASE + 0x0090)
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3145
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3146#define PCIX0_PIM0SA (PCIX0_CFGBASE + 0x0098)
3147#define PCIX0_PIM0LAL (PCIX0_CFGBASE + 0x009c)
3148#define PCIX0_PIM0LAH (PCIX0_CFGBASE + 0x00a0)
3149#define PCIX0_PIM1SA (PCIX0_CFGBASE + 0x00a4)
3150#define PCIX0_PIM1LAL (PCIX0_CFGBASE + 0x00a8)
3151#define PCIX0_PIM1LAH (PCIX0_CFGBASE + 0x00ac)
3152#define PCIX0_PIM2SA (PCIX0_CFGBASE + 0x00b0)
3153#define PCIX0_PIM2LAL (PCIX0_CFGBASE + 0x00b4)
3154#define PCIX0_PIM2LAH (PCIX0_CFGBASE + 0x00b8)
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3155
wdenk00fe1612004-03-14 00:07:33 +0000[diff] [blame]3156#define PCIX0_STS (PCIX0_CFGBASE + 0x00e0)
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3157
Stefan Roeseb30f2a12005-08-08 12:42:22 +0200[diff] [blame]3158#endif /* !defined(CONFIG_440EP) !defined(CONFIG_440GR) */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3159
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]3160#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
3161
3162/* USB2.0 Device */
3163#define USB2D0_BASE CFG_USB2D0_BASE
3164
3165#define USB2D0_INTRIN (USB2D0_BASE + 0x00000000)
3166
3167#define USB2D0_INTRIN (USB2D0_BASE + 0x00000000) /* Interrupt register for Endpoint 0 plus IN Endpoints 1 to 3 */
3168#define USB2D0_POWER (USB2D0_BASE + 0x00000000) /* Power management register */
3169#define USB2D0_FADDR (USB2D0_BASE + 0x00000000) /* Function address register */
3170#define USB2D0_INTRINE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for USB2D0_INTRIN */
3171#define USB2D0_INTROUT (USB2D0_BASE + 0x00000000) /* Interrupt register for OUT Endpoints 1 to 3 */
3172#define USB2D0_INTRUSBE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for USB2D0_INTRUSB */
3173#define USB2D0_INTRUSB (USB2D0_BASE + 0x00000000) /* Interrupt register for common USB interrupts */
3174#define USB2D0_INTROUTE (USB2D0_BASE + 0x00000000) /* Interrupt enable register for IntrOut */
3175#define USB2D0_TSTMODE (USB2D0_BASE + 0x00000000) /* Enables the USB 2.0 test modes */
3176#define USB2D0_INDEX (USB2D0_BASE + 0x00000000) /* Index register for selecting the Endpoint status/control registers */
3177#define USB2D0_FRAME (USB2D0_BASE + 0x00000000) /* Frame number */
3178#define USB2D0_INCSR0 (USB2D0_BASE + 0x00000000) /* Control Status register for Endpoint 0. (Index register set to select Endpoint 0) */
3179#define USB2D0_INCSR (USB2D0_BASE + 0x00000000) /* Control Status register for IN Endpoint. (Index register set to select Endpoints 13) */
3180#define USB2D0_INMAXP (USB2D0_BASE + 0x00000000) /* Maximum packet size for IN Endpoint. (Index register set to select Endpoints 13) */
3181#define USB2D0_OUTCSR (USB2D0_BASE + 0x00000000) /* Control Status register for OUT Endpoint. (Index register set to select Endpoints 13) */
3182#define USB2D0_OUTMAXP (USB2D0_BASE + 0x00000000) /* Maximum packet size for OUT Endpoint. (Index register set to select Endpoints 13) */
3183#define USB2D0_OUTCOUNT0 (USB2D0_BASE + 0x00000000) /* Number of received bytes in Endpoint 0 FIFO. (Index register set to select Endpoint 0) */
3184#define USB2D0_OUTCOUNT (USB2D0_BASE + 0x00000000) /* Number of bytes in OUT Endpoint FIFO. (Index register set to select Endpoints 13) */
3185#endif
3186
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3187/******************************************************************************
3188 * GPIO macro register defines
3189 ******************************************************************************/
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3190#define GPIO0 0
3191#define GPIO1 1
3192
Stefan Roesebad41112007-03-01 21:11:36 +0100[diff] [blame]3193#if defined(CONFIG_440GP) || defined(CONFIG_440GX) || \
3194 defined(CONFIG_440SP) || defined(CONFIG_440SPE)
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3195#define GPIO0_BASE (CFG_PERIPHERAL_BASE+0x00000700)
Stefan Roesec443fe92005-11-22 13:20:42 +0100[diff] [blame]3196
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3197#define GPIO0_OR (GPIO0_BASE+0x0)
3198#define GPIO0_TCR (GPIO0_BASE+0x4)
3199#define GPIO0_ODR (GPIO0_BASE+0x18)
3200#define GPIO0_IR (GPIO0_BASE+0x1C)
Stefan Roesec443fe92005-11-22 13:20:42 +0100[diff] [blame]3201#endif /* CONFIG_440GP */
3202
Stefan Roese42fbddd2006-09-07 11:51:23 +0200[diff] [blame]3203#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
3204 defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3205#define GPIO0_BASE (CFG_PERIPHERAL_BASE+0x00000B00)
3206#define GPIO1_BASE (CFG_PERIPHERAL_BASE+0x00000C00)
3207
3208/* Offsets */
3209#define GPIOx_OR 0x00 /* GPIO Output Register */
3210#define GPIOx_TCR 0x04 /* GPIO Three-State Control Register */
3211#define GPIOx_OSL 0x08 /* GPIO Output Select Register (Bits 0-31) */
3212#define GPIOx_OSH 0x0C /* GPIO Ouput Select Register (Bits 32-63) */
3213#define GPIOx_TSL 0x10 /* GPIO Three-State Select Register (Bits 0-31) */
3214#define GPIOx_TSH 0x14 /* GPIO Three-State Select Register (Bits 32-63) */
3215#define GPIOx_ODR 0x18 /* GPIO Open drain Register */
3216#define GPIOx_IR 0x1C /* GPIO Input Register */
3217#define GPIOx_RR1 0x20 /* GPIO Receive Register 1 */
3218#define GPIOx_RR2 0x24 /* GPIO Receive Register 2 */
3219#define GPIOx_RR3 0x28 /* GPIO Receive Register 3 */
3220#define GPIOx_IS1L 0x30 /* GPIO Input Select Register 1 (Bits 0-31) */
3221#define GPIOx_IS1H 0x34 /* GPIO Input Select Register 1 (Bits 32-63) */
3222#define GPIOx_IS2L 0x38 /* GPIO Input Select Register 2 (Bits 0-31) */
3223#define GPIOx_IS2H 0x3C /* GPIO Input Select Register 2 (Bits 32-63) */
3224#define GPIOx_IS3L 0x40 /* GPIO Input Select Register 3 (Bits 0-31) */
3225#define GPIOx_IS3H 0x44 /* GPIO Input Select Register 3 (Bits 32-63) */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3226
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3227#define GPIO_OS(x) (x+GPIOx_OSL) /* GPIO Output Register High or Low */
3228#define GPIO_TS(x) (x+GPIOx_TSL) /* GPIO Three-state Control Reg High or Low */
3229#define GPIO_IS1(x) (x+GPIOx_IS1L) /* GPIO Input register1 High or Low */
3230#define GPIO_IS2(x) (x+GPIOx_IS2L) /* GPIO Input register2 High or Low */
3231#define GPIO_IS3(x) (x+GPIOx_IS3L) /* GPIO Input register3 High or Low */
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3232
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3233#define GPIO0_OR (GPIO0_BASE+0x0)
3234#define GPIO0_TCR (GPIO0_BASE+0x4)
3235#define GPIO0_OSRL (GPIO0_BASE+0x8)
3236#define GPIO0_OSRH (GPIO0_BASE+0xC)
3237#define GPIO0_TSRL (GPIO0_BASE+0x10)
3238#define GPIO0_TSRH (GPIO0_BASE+0x14)
3239#define GPIO0_ODR (GPIO0_BASE+0x18)
3240#define GPIO0_IR (GPIO0_BASE+0x1C)
3241#define GPIO0_RR1 (GPIO0_BASE+0x20)
3242#define GPIO0_RR2 (GPIO0_BASE+0x24)
3243#define GPIO0_RR3 (GPIO0_BASE+0x28)
3244#define GPIO0_ISR1L (GPIO0_BASE+0x30)
3245#define GPIO0_ISR1H (GPIO0_BASE+0x34)
3246#define GPIO0_ISR2L (GPIO0_BASE+0x38)
3247#define GPIO0_ISR2H (GPIO0_BASE+0x3C)
3248#define GPIO0_ISR3L (GPIO0_BASE+0x40)
3249#define GPIO0_ISR3H (GPIO0_BASE+0x44)
3250
3251#define GPIO1_OR (GPIO1_BASE+0x0)
3252#define GPIO1_TCR (GPIO1_BASE+0x4)
3253#define GPIO1_OSRL (GPIO1_BASE+0x8)
3254#define GPIO1_OSRH (GPIO1_BASE+0xC)
3255#define GPIO1_TSRL (GPIO1_BASE+0x10)
3256#define GPIO1_TSRH (GPIO1_BASE+0x14)
3257#define GPIO1_ODR (GPIO1_BASE+0x18)
3258#define GPIO1_IR (GPIO1_BASE+0x1C)
3259#define GPIO1_RR1 (GPIO1_BASE+0x20)
3260#define GPIO1_RR2 (GPIO1_BASE+0x24)
3261#define GPIO1_RR3 (GPIO1_BASE+0x28)
3262#define GPIO1_ISR1L (GPIO1_BASE+0x30)
3263#define GPIO1_ISR1H (GPIO1_BASE+0x34)
3264#define GPIO1_ISR2L (GPIO1_BASE+0x38)
3265#define GPIO1_ISR2H (GPIO1_BASE+0x3C)
3266#define GPIO1_ISR3L (GPIO1_BASE+0x40)
3267#define GPIO1_ISR3H (GPIO1_BASE+0x44)
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3268#endif
3269
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3270#define GPIO_GROUP_MAX 2
3271#define GPIO_MAX 32
3272#define GPIO_ALT1_SEL 0x40000000 /* GPIO_OUT value put in GPIO_TSx for the GPIO nb 0 */
3273#define GPIO_ALT2_SEL 0x80000000 /* GPIO_OUT value put in GPIO_TSx for the GPIO nb 1 */
3274#define GPIO_ALT3_SEL 0xC0000000 /* GPIO_OUT value put in GPIO_TSx for the GPIO nb 2 */
3275#define GPIO_MASK 0xC0000000 /* GPIO_MASK */
3276#define GPIO_IN_SEL 0x40000000 /* GPIO_IN value put in GPIO_ISx for the GPIO nb 0 */
3277 /* For the other GPIO number, you must shift */
3278
Stefan Roesebad41112007-03-01 21:11:36 +0100[diff] [blame]3279#define GPIO_VAL(gpio) (0x80000000 >> (gpio))
3280
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3281#ifndef __ASSEMBLY__
3282
3283typedef enum gpio_select { GPIO_SEL, GPIO_ALT1, GPIO_ALT2, GPIO_ALT3 } gpio_select_t;
3284typedef enum gpio_driver { GPIO_DIS, GPIO_IN, GPIO_OUT, GPIO_BI } gpio_driver_t;
3285
3286typedef struct { unsigned long add; /* gpio core base address */
3287 gpio_driver_t in_out; /* Driver Setting */
3288 gpio_select_t alt_nb; /* Selected Alternate */
3289} gpio_param_s;
3290
Stefan Roese9eba0c82006-06-02 16:18:04 +0200[diff] [blame]3291#endif /* __ASSEMBLY__ */
3292
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3293/*
3294 * Macros for accessing the indirect EBC registers
3295 */
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]3296#define mtebc(reg, data) { mtdcr(ebccfga,reg);mtdcr(ebccfgd,data); }
3297#define mfebc(reg, data) { mtdcr(ebccfga,reg);data = mfdcr(ebccfgd); }
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3298
3299/*
3300 * Macros for accessing the indirect SDRAM controller registers
3301 */
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]3302#define mtsdram(reg, data) { mtdcr(memcfga,reg);mtdcr(memcfgd,data); }
3303#define mfsdram(reg, data) { mtdcr(memcfga,reg);data = mfdcr(memcfgd); }
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3304
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]3305/*
3306 * Macros for accessing the indirect clocking controller registers
3307 */
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]3308#define mtclk(reg, data) { mtdcr(clkcfga,reg);mtdcr(clkcfgd,data); }
3309#define mfclk(reg, data) { mtdcr(clkcfga,reg);data = mfdcr(clkcfgd); }
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]3310
3311/*
3312 * Macros for accessing the sdr controller registers
3313 */
Stefan Roesebc7057d2007-01-05 10:40:36 +0100[diff] [blame]3314#define mtsdr(reg, data) { mtdcr(sdrcfga,reg);mtdcr(sdrcfgd,data); }
3315#define mfsdr(reg, data) { mtdcr(sdrcfga,reg);data = mfdcr(sdrcfgd); }
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]3316
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3317
3318#ifndef __ASSEMBLY__
3319
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3320typedef struct {
3321 unsigned long pllFwdDivA;
3322 unsigned long pllFwdDivB;
3323 unsigned long pllFbkDiv;
3324 unsigned long pllOpbDiv;
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3325 unsigned long pllPciDiv;
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3326 unsigned long pllExtBusDiv;
3327 unsigned long freqVCOMhz; /* in MHz */
3328 unsigned long freqProcessor;
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3329 unsigned long freqTmrClk;
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3330 unsigned long freqPLB;
3331 unsigned long freqOPB;
3332 unsigned long freqEPB;
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3333 unsigned long freqPCI;
Marian Balakowicz49d0eee2006-06-30 16:30:46 +0200[diff] [blame]3334#ifdef CONFIG_440SPE
3335 unsigned long freqDDR;
3336#endif
Stefan Roese326c9712005-08-01 16:41:48 +0200[diff] [blame]3337 unsigned long pciIntArbEn; /* Internal PCI arbiter is enabled */
3338 unsigned long pciClkSync; /* PCI clock is synchronous */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3339} PPC440_SYS_INFO;
3340
wdenk544e9732004-02-06 23:19:44 +0000[diff] [blame]3341#endif /* _ASMLANGUAGE */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3342
wdenk6148e742005-04-03 20:55:38 +0000[diff] [blame]3343#define RESET_VECTOR 0xfffffffc
3344#define CACHELINE_MASK (CFG_CACHELINE_SIZE - 1) /* Address mask for */
3345 /* cache line aligned data. */
wdenkc00b5f82002-11-03 11:12:02 +0000[diff] [blame]3346
3347#endif /* __PPC440_H__ */