blob: c3f8e7bf85cd6bdf28a6353de77497ca53ec5f33 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Stephen Warren0e012c32012-08-05 16:07:22 +00002/*
Stephen Warrend8845db2016-04-04 20:00:41 -06003 * (C) Copyright 2012-2016 Stephen Warren
Stephen Warren0e012c32012-08-05 16:07:22 +00004 */
5
6#ifndef __CONFIG_H
7#define __CONFIG_H
8
Stephen Warrend8845db2016-04-04 20:00:41 -06009#include <linux/sizes.h>
10#include <asm/arch/timer.h>
11
Matthias Brugger2c68dee2019-11-19 16:01:03 +010012#ifndef __ASSEMBLY__
13#include <asm/arch/base.h>
14#endif
15
Stephen Warrend8845db2016-04-04 20:00:41 -060016/* Architecture, CPU, etc.*/
Stephen Warrend8845db2016-04-04 20:00:41 -060017
18/* Use SoC timer for AArch32, but architected timer for AArch64 */
19#ifndef CONFIG_ARM64
Tom Rini6a5dccc2022-11-16 13:10:41 -050020#define CFG_SYS_TIMER_RATE 1000000
21#define CFG_SYS_TIMER_COUNTER \
Stephen Warrend8845db2016-04-04 20:00:41 -060022 (&((struct bcm2835_timer_regs *)BCM2835_TIMER_PHYSADDR)->clo)
23#endif
24
Stephen Warrend8845db2016-04-04 20:00:41 -060025/* Memory layout */
Tom Rinibb4dd962022-11-16 13:10:37 -050026#define CFG_SYS_SDRAM_BASE 0x00000000
Tom Rini6a5dccc2022-11-16 13:10:41 -050027#define CFG_SYS_UBOOT_BASE CONFIG_TEXT_BASE
Stephen Warrend8845db2016-04-04 20:00:41 -060028/*
29 * The board really has 256M. However, the VC (VideoCore co-processor) shares
30 * the RAM, and uses a configurable portion at the top. We tell U-Boot that a
31 * smaller amount of RAM is present in order to avoid stomping on the area
32 * the VC uses.
33 */
Tom Rinibb4dd962022-11-16 13:10:37 -050034#define CFG_SYS_SDRAM_SIZE SZ_128M
Stephen Warrend8845db2016-04-04 20:00:41 -060035
Stephen Warrend8845db2016-04-04 20:00:41 -060036/* Devices */
Stephen Warrend8845db2016-04-04 20:00:41 -060037/* LCD */
Stephen Warrend8845db2016-04-04 20:00:41 -060038
Marek Szyprowski378f5932019-12-02 12:11:18 +010039/* DFU over USB/UDC */
40#ifdef CONFIG_CMD_DFU
Marek Szyprowski378f5932019-12-02 12:11:18 +010041#ifdef CONFIG_ARM64
42#define KERNEL_FILENAME "Image"
43#else
44#define KERNEL_FILENAME "zImage"
45#endif
46
47#define ENV_DFU_SETTINGS \
48 "dfu_alt_info=u-boot.bin fat 0 1;uboot.env fat 0 1;" \
49 "config.txt fat 0 1;" \
50 KERNEL_FILENAME " fat 0 1\0"
51#else
52#define ENV_DFU_SETTINGS ""
53#endif
54
Stephen Warrend8845db2016-04-04 20:00:41 -060055/* Console configuration */
Stephen Warrend8845db2016-04-04 20:00:41 -060056
57/* Environment */
Stephen Warrend8845db2016-04-04 20:00:41 -060058
59/* Shell */
Stephen Warrend8845db2016-04-04 20:00:41 -060060
Stephen Warrend8845db2016-04-04 20:00:41 -060061/* Environment */
Stephen Warrend8845db2016-04-04 20:00:41 -060062#define ENV_DEVICE_SETTINGS \
63 "stdin=serial,usbkbd\0" \
Simon Glass39254d02017-04-05 16:23:44 -060064 "stdout=serial,vidconsole\0" \
65 "stderr=serial,vidconsole\0"
Stephen Warrend8845db2016-04-04 20:00:41 -060066
Tuomas Tynkkynen8c62fc02018-04-20 13:03:48 +030067#ifdef CONFIG_ARM64
68#define FDT_HIGH "ffffffffffffffff"
69#define INITRD_HIGH "ffffffffffffffff"
70#else
71#define FDT_HIGH "ffffffff"
72#define INITRD_HIGH "ffffffff"
73#endif
74
Stephen Warrend8845db2016-04-04 20:00:41 -060075/*
76 * Memory layout for where various images get loaded by boot scripts:
77 *
78 * I suspect address 0 is used as the SMP pen on the RPi2, so avoid this.
79 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +030080 * Older versions of the boot firmware place the firmware-loaded DTB at 0x100,
81 * newer versions place it in high memory. So prevent U-Boot from doing its own
82 * DTB + initrd relocation so that we won't accidentally relocate the initrd
83 * over the firmware-loaded DTB and generally try to lay out things starting
84 * from the bottom of RAM.
Stephen Warrend8845db2016-04-04 20:00:41 -060085 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +030086 * kernel_addr_r has different constraints on ARM and Aarch64. For 32-bit ARM,
87 * it must be within the first 128M of RAM in order for the kernel's
88 * CONFIG_AUTO_ZRELADDR option to work. The kernel itself will be decompressed
89 * to 0x8000 but the decompressor clobbers 0x4000-0x8000 as well. The
90 * decompressor also likes to relocate itself to right past the end of the
91 * decompressed kernel, so in total the sum of the compressed and and
92 * decompressed kernel needs to be reserved.
Stephen Warrend8845db2016-04-04 20:00:41 -060093 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +030094 * For Aarch64, the kernel image is uncompressed and must be loaded at
95 * text_offset bytes (specified in the header of the Image) into a 2MB
96 * boundary. The 'booti' command relocates the image if necessary. Linux uses
97 * a default text_offset of 0x80000. In summary, loading at 0x80000
98 * satisfies all these constraints and reserving memory up to 0x02400000
99 * permits fairly large (roughly 36M) kernels.
Stephen Warrend8845db2016-04-04 20:00:41 -0600100 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300101 * scriptaddr and pxefile_addr_r can be pretty much anywhere that doesn't
102 * conflict with something else. Reserving 1M for each of them at
103 * 0x02400000-0x02500000 and 0x02500000-0x02600000 should be plenty.
Stephen Warrend8845db2016-04-04 20:00:41 -0600104 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300105 * On ARM, both the DTB and any possible initrd must be loaded such that they
106 * fit inside the lowmem mapping in Linux. In practice, this usually means not
107 * more than ~700M away from the start of the kernel image but this number can
108 * be larger OR smaller depending on e.g. the 'vmalloc=xxxM' command line
109 * parameter given to the kernel. So reserving memory from low to high
110 * satisfies this constraint again. Reserving 1M at 0x02600000-0x02700000 for
111 * the DTB leaves rest of the free RAM to the initrd starting at 0x02700000.
112 * Even with the smallest possible CPU-GPU memory split of the CPU getting
113 * only 64M, the remaining 25M starting at 0x02700000 should allow quite
114 * large initrds before they start colliding with U-Boot.
Stephen Warrend8845db2016-04-04 20:00:41 -0600115 */
116#define ENV_MEM_LAYOUT_SETTINGS \
Tuomas Tynkkynen8c62fc02018-04-20 13:03:48 +0300117 "fdt_high=" FDT_HIGH "\0" \
118 "initrd_high=" INITRD_HIGH "\0" \
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300119 "kernel_addr_r=0x00080000\0" \
120 "scriptaddr=0x02400000\0" \
121 "pxefile_addr_r=0x02500000\0" \
122 "fdt_addr_r=0x02600000\0" \
123 "ramdisk_addr_r=0x02700000\0"
Stephen Warrend8845db2016-04-04 20:00:41 -0600124
akaher2191d542019-04-11 05:23:50 +0000125#if CONFIG_IS_ENABLED(CMD_MMC)
126 #define BOOT_TARGET_MMC(func) \
127 func(MMC, mmc, 0) \
Mike Karels69e74f32021-10-27 22:26:15 +0000128 func(MMC, mmc, 1) \
129 func(MMC, mmc, 2)
akaher2191d542019-04-11 05:23:50 +0000130#else
131 #define BOOT_TARGET_MMC(func)
132#endif
133
134#if CONFIG_IS_ENABLED(CMD_USB)
135 #define BOOT_TARGET_USB(func) func(USB, usb, 0)
136#else
137 #define BOOT_TARGET_USB(func)
138#endif
139
140#if CONFIG_IS_ENABLED(CMD_PXE)
141 #define BOOT_TARGET_PXE(func) func(PXE, pxe, na)
142#else
143 #define BOOT_TARGET_PXE(func)
144#endif
145
146#if CONFIG_IS_ENABLED(CMD_DHCP)
147 #define BOOT_TARGET_DHCP(func) func(DHCP, dhcp, na)
148#else
149 #define BOOT_TARGET_DHCP(func)
150#endif
151
Stephen Warrend8845db2016-04-04 20:00:41 -0600152#define BOOT_TARGET_DEVICES(func) \
akaher2191d542019-04-11 05:23:50 +0000153 BOOT_TARGET_MMC(func) \
154 BOOT_TARGET_USB(func) \
155 BOOT_TARGET_PXE(func) \
156 BOOT_TARGET_DHCP(func)
157
Stephen Warrend8845db2016-04-04 20:00:41 -0600158#include <config_distro_bootcmd.h>
159
Tom Rinic9edebe2022-12-04 10:03:50 -0500160#define CFG_EXTRA_ENV_SETTINGS \
Stephen Warrend8845db2016-04-04 20:00:41 -0600161 "dhcpuboot=usb start; dhcp u-boot.uimg; bootm\0" \
162 ENV_DEVICE_SETTINGS \
Marek Szyprowski378f5932019-12-02 12:11:18 +0100163 ENV_DFU_SETTINGS \
Stephen Warrend8845db2016-04-04 20:00:41 -0600164 ENV_MEM_LAYOUT_SETTINGS \
165 BOOTENV
Alexander Stein50e81842015-07-24 09:22:11 +0200166
Stephen Warren0e012c32012-08-05 16:07:22 +0000167
Stephen Warren0e012c32012-08-05 16:07:22 +0000168#endif