blob: 0ea1490819247caa6ff40b47616f34a5a6e72954 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04002/*
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +00003 * Common configuration settings for IGEP technology based boards
4 *
5 * (C) Copyright 2012
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04006 * ISEE 2007 SL, <www.iseebcn.com>
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -04007 */
8
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +00009#ifndef __IGEP00X0_H
10#define __IGEP00X0_H
11
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010012#define CONFIG_NR_DRAM_BANKS 2
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040013
Enric Balletbò i Serraed116482013-12-06 21:30:24 +010014#include <configs/ti_omap3_common.h>
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040015
Tom Rinicfff4aa2016-08-26 13:30:43 -040016/*
17 * We are only ever GP parts and will utilize all of the "downloaded image"
18 * area in SRAM which starts at 0x40200000 and ends at 0x4020FFFF (64KB).
19 */
Enric Balletbo i Serra8aa10d42016-05-03 08:59:24 +020020#undef CONFIG_SPL_TEXT_BASE
Enric Balletbo i Serra8aa10d42016-05-03 08:59:24 +020021#define CONFIG_SPL_TEXT_BASE 0x40200000
22
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040023#define CONFIG_MISC_INIT_R
24
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040025#define CONFIG_REVISION_TAG 1
26
Pau Pajuelo4ddc3092017-08-17 03:09:14 +020027/* GPIO banks */
28#define CONFIG_OMAP3_GPIO_2 /* GPIO32..63 is in GPIO bank 2 */
29#define CONFIG_OMAP3_GPIO_4 /* GPIO96..127 is in GPIO bank 4 */
30
31/* TPS65950 */
32#define PBIASLITEVMODE1 (1 << 8)
33
34/* LED */
35#define IGEP0020_GPIO_LED 27
36#define IGEP0030_GPIO_LED 16
37
38/* Board and revision detection GPIOs */
39#define IGEP0030_USB_TRANSCEIVER_RESET 54
40#define GPIO_IGEP00X0_BOARD_DETECTION 28
41#define GPIO_IGEP00X0_REVISION_DETECTION 129
Javier Martinez Canillasd549ace2012-12-27 03:36:01 +000042
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040043/* USB device configuration */
44#define CONFIG_USB_DEVICE 1
45#define CONFIG_USB_TTY 1
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040046
47/* Change these to suit your needs */
48#define CONFIG_USBD_VENDORID 0x0451
49#define CONFIG_USBD_PRODUCTID 0x5678
50#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
51#define CONFIG_USBD_PRODUCT_NAME "IGEP"
52
Enric Balletbò i Serraa5d75f72015-09-07 08:28:09 +020053#ifndef CONFIG_SPL_BUILD
54
Enric Balletbò i Serraa5d75f72015-09-07 08:28:09 +020055/* Environment */
56#define ENV_DEVICE_SETTINGS \
57 "stdin=serial\0" \
58 "stdout=serial\0" \
59 "stderr=serial\0"
60
61#define MEM_LAYOUT_SETTINGS \
62 DEFAULT_LINUX_BOOT_ENV \
63 "scriptaddr=0x87E00000\0" \
64 "pxefile_addr_r=0x87F00000\0"
65
66#define BOOT_TARGET_DEVICES(func) \
67 func(MMC, mmc, 0)
68
69#include <config_distro_bootcmd.h>
70
Pau Pajuelo4ddc3092017-08-17 03:09:14 +020071#define ENV_FINDFDT \
72 "findfdt="\
73 "if test ${board_name} = igep0020; then " \
74 "if test ${board_rev} = F; then " \
75 "setenv fdtfile omap3-igep0020-rev-f.dtb; " \
76 "else " \
77 "setenv fdtfile omap3-igep0020.dtb; fi; fi; " \
78 "if test ${board_name} = igep0030; then " \
79 "if test ${board_rev} = G; then " \
80 "setenv fdtfile omap3-igep0030-rev-g.dtb; " \
81 "else " \
82 "setenv fdtfile omap3-igep0030.dtb; fi; fi; " \
83 "if test ${fdtfile} = ''; then " \
84 "echo WARNING: Could not determine device tree to use; fi; \0"
85
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040086#define CONFIG_EXTRA_ENV_SETTINGS \
Pau Pajuelo4ddc3092017-08-17 03:09:14 +020087 ENV_FINDFDT \
Enric Balletbò i Serraa5d75f72015-09-07 08:28:09 +020088 ENV_DEVICE_SETTINGS \
89 MEM_LAYOUT_SETTINGS \
90 BOOTENV
Enric Balletbo i Serra4adf8012011-04-19 09:16:36 -040091
Enric Balletbò i Serraa5d75f72015-09-07 08:28:09 +020092#endif
Enric Balletbo i Serra2ce268c2010-10-14 16:54:59 -040093
Ladislav Michl43a60622016-07-12 20:28:32 +020094#define CONFIG_MTD_PARTITIONS
Ladislav Michlc44e29f2016-07-12 20:28:33 +020095#define CONFIG_SYS_MTDPARTS_RUNTIME
Javier Martinez Canillas361fc832012-07-28 01:19:34 +000096
Ladislav Michl43a60622016-07-12 20:28:32 +020097/* OneNAND config */
Ladislav Michl43a60622016-07-12 20:28:32 +020098#define CONFIG_USE_ONENAND_BOARD_INIT
99#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
100#define CONFIG_SYS_ONENAND_BLOCK_SIZE (128*1024)
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000101
Ladislav Michl43a60622016-07-12 20:28:32 +0200102/* NAND config */
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000103#define CONFIG_SYS_NAND_5_ADDR_CYCLE
104#define CONFIG_SYS_NAND_PAGE_COUNT 64
105#define CONFIG_SYS_NAND_PAGE_SIZE 2048
106#define CONFIG_SYS_NAND_OOBSIZE 64
107#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
Ladislav Michl8ed5b0b2015-10-12 18:09:14 +0200108#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
109#define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
110 10, 11, 12, 13, 14, 15, 16, 17, \
111 18, 19, 20, 21, 22, 23, 24, 25, \
112 26, 27, 28, 29, 30, 31, 32, 33, \
113 34, 35, 36, 37, 38, 39, 40, 41, \
114 42, 43, 44, 45, 46, 47, 48, 49, \
115 50, 51, 52, 53, 54, 55, 56, 57, }
Javier Martinez Canillas361fc832012-07-28 01:19:34 +0000116#define CONFIG_SYS_NAND_ECCSIZE 512
Ladislav Michl8ed5b0b2015-10-12 18:09:14 +0200117#define CONFIG_SYS_NAND_ECCBYTES 14
118#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW_DETECTION_SW
Ladislav Michl8ed5b0b2015-10-12 18:09:14 +0200119
Ladislav Michl43a60622016-07-12 20:28:32 +0200120/* UBI configuration */
121#define CONFIG_SPL_UBI 1
122#define CONFIG_SPL_UBI_MAX_VOL_LEBS 256
123#define CONFIG_SPL_UBI_MAX_PEB_SIZE (256*1024)
124#define CONFIG_SPL_UBI_MAX_PEBS 4096
125#define CONFIG_SPL_UBI_VOL_IDS 8
126#define CONFIG_SPL_UBI_LOAD_MONITOR_ID 0
127#define CONFIG_SPL_UBI_LOAD_KERNEL_ID 3
128#define CONFIG_SPL_UBI_LOAD_ARGS_ID 4
129#define CONFIG_SPL_UBI_PEB_OFFSET 4
130#define CONFIG_SPL_UBI_VID_OFFSET 512
131#define CONFIG_SPL_UBI_LEB_START 2048
132#define CONFIG_SPL_UBI_INFO_ADDR 0x88080000
133
134/* environment organization */
Ladislav Michl43a60622016-07-12 20:28:32 +0200135#define CONFIG_ENV_UBI_PART "UBI"
136#define CONFIG_ENV_UBI_VOLUME "config"
137#define CONFIG_ENV_UBI_VOLUME_REDUND "config_r"
Ladislav Michl43a60622016-07-12 20:28:32 +0200138#define CONFIG_ENV_SIZE (32*1024)
139
Enric Balletbò i Serra19f9df82012-03-05 11:32:16 +0000140#endif /* __IGEP00X0_H */