blob: dbf8e95c1b3457fe8feb04d6915d05b04119fdd7 [file] [log] [blame]
wdenk591dda52002-11-18 00:14:45 +00001/*
2 * (C) Copyright 2002
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +02003 * Daniel Engström, Omicron Ceti AB, daniel@omicron.se.
wdenk591dda52002-11-18 00:14:45 +00004 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk591dda52002-11-18 00:14:45 +00006 */
7
wdenkef5fe752003-03-12 10:41:04 +00008#ifndef _U_BOOT_I386_H_
9#define _U_BOOT_I386_H_ 1
wdenk591dda52002-11-18 00:14:45 +000010
Bin Menga3c9fb02015-06-07 11:33:13 +080011extern char gdt_rom[];
12
wdenk591dda52002-11-18 00:14:45 +000013/* cpu/.../cpu.c */
Simon Glass19a8b122014-11-06 13:20:06 -070014int arch_cpu_init(void);
Graeme Russ121931c2011-02-12 15:11:35 +110015int x86_cpu_init_f(void);
Graeme Russ078395c2009-11-24 20:04:21 +110016int cpu_init_f(void);
Graeme Russ35368962011-12-31 22:58:15 +110017void setup_gdt(gd_t *id, u64 *gdt_addr);
Bin Menga3c9fb02015-06-07 11:33:13 +080018/*
19 * Setup FSP execution environment GDT to use the one we used in
20 * arch/x86/cpu/start16.S and reload the segment registers.
21 */
22void setup_fsp_gdt(void);
Graeme Russ6e256002011-12-27 22:46:43 +110023int init_cache(void);
Gabe Black846d08e2012-10-20 12:33:10 +000024int cleanup_before_linux(void);
Graeme Russ7679d1f2009-02-24 21:14:45 +110025
26/* cpu/.../timer.c */
27void timer_isr(void *);
28typedef void (timer_fnc_t) (void);
29int register_timer_isr (timer_fnc_t *isr_func);
Simon Glass11d7a5b2013-04-17 16:13:36 +000030unsigned long get_tbclk_mhz(void);
31void timer_set_base(uint64_t base);
Bin Mengb29a08c2015-10-22 19:13:30 -070032int i8254_init(void);
Graeme Russ7679d1f2009-02-24 21:14:45 +110033
Graeme Russ77290ee2009-02-24 21:13:40 +110034/* cpu/.../interrupts.c */
35int cpu_init_interrupts(void);
36
Simon Glass83374332014-11-06 13:20:08 -070037int cleanup_before_linux(void);
38int x86_cleanup_before_linux(void);
39void x86_enable_caches(void);
40void x86_disable_caches(void);
41int x86_init_cache(void);
42void reset_cpu(ulong addr);
43ulong board_get_usable_ram_top(ulong total_size);
44void dram_init_banksize(void);
Simon Glass543bb142014-11-10 18:00:26 -070045int default_print_cpuinfo(void);
Simon Glass83374332014-11-06 13:20:08 -070046
Simon Glass4661c2c2015-01-27 22:13:42 -070047/* Set up a UART which can be used with printch(), printhex8(), etc. */
48int setup_early_uart(void);
49
Graeme Russa8d06b42010-04-24 00:05:48 +100050void setup_pcat_compatibility(void);
51
wdenkabda5ca2003-05-31 18:35:21 +000052void isa_unmap_rom(u32 addr);
53u32 isa_map_rom(u32 bus_addr, int size);
54
Graeme Russcbfce1d2011-04-13 19:43:28 +100055/* arch/x86/lib/... */
wdenkabda5ca2003-05-31 18:35:21 +000056int video_bios_init(void);
wdenk591dda52002-11-18 00:14:45 +000057
Bin Mengd560c5c2015-06-07 11:33:14 +080058/* arch/x86/lib/fsp/... */
59int x86_fsp_init(void);
60
Graeme Russd7755b42012-01-01 15:06:39 +110061void board_init_f_r_trampoline(ulong) __attribute__ ((noreturn));
62void board_init_f_r(void) __attribute__ ((noreturn));
wdenk591dda52002-11-18 00:14:45 +000063
Bin Meng15305362015-04-24 18:10:06 +080064int arch_misc_init(void);
65
Vadim Bendebury1d82bac2012-10-23 18:04:32 +000066/* Read the time stamp counter */
Simon Glass42081ce2013-06-11 11:14:52 -070067static inline __attribute__((no_instrument_function)) uint64_t rdtsc(void)
Vadim Bendebury1d82bac2012-10-23 18:04:32 +000068{
69 uint32_t high, low;
70 __asm__ __volatile__("rdtsc" : "=a" (low), "=d" (high));
71 return (((uint64_t)high) << 32) | low;
72}
73
74/* board/... */
75void timer_set_tsc_base(uint64_t new_base);
76uint64_t timer_get_tsc(void);
77
Simon Glass268eefd2014-11-12 22:42:28 -070078void quick_ram_check(void);
79
Simon Glass02fe5e62015-04-29 22:26:01 -060080int x86_init_cpus(void);
81
Simon Glass1b6b9b92014-12-29 19:32:24 -070082#define PCI_VGA_RAM_IMAGE_START 0xc0000
83
wdenkef5fe752003-03-12 10:41:04 +000084#endif /* _U_BOOT_I386_H_ */