Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b1b3bc0e96f2030ff69c47ae1f8c0b3f93080ead / . / configs / ls1012afrwy_qspi_SECURE_BOOT_defconfig
blob: eea33d3dcfbdd6fefc3029722a5a6e0cadd2eeaf [file] [log] [blame]
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=2
Tom Rini56fd1e12020-11-30 12:50:32 -0500[diff] [blame]5CONFIG_SYS_MEMTEST_START=0x80000000
6CONFIG_SYS_MEMTEST_END=0x9fffffff
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]7CONFIG_ENV_SIZE=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]8CONFIG_NXP_ESBC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]9CONFIG_DM_GPIO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_FSL_LS_PPA=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]12CONFIG_AHCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]13CONFIG_DISTRO_DEFAULTS=y
14# CONFIG_SYS_MALLOC_F is not set
15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_OF_STDOUT_VIA_ALIAS=y
18CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
19CONFIG_QSPI_BOOT=y
20CONFIG_BOOTDELAY=10
21CONFIG_USE_BOOTARGS=y
22CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
23# CONFIG_DISPLAY_BOARDINFO is not set
24CONFIG_DISPLAY_BOARDINFO_LATE=y
25CONFIG_CMD_GREPENV=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]26CONFIG_CMD_MEMINFO=y
Michal Simeka9565e92020-05-04 15:26:20 +0200[diff] [blame]27CONFIG_CMD_MEMTEST=y
Biwen Li52d74352021-02-05 19:02:04 +0800[diff] [blame]28CONFIG_CMD_GPIO=y
Tom Rini3c0d7a22021-02-15 13:34:30 -0500[diff] [blame]29CONFIG_CMD_GPT=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]30CONFIG_CMD_I2C=y
31CONFIG_CMD_MMC=y
32CONFIG_CMD_PCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]33CONFIG_CMD_USB=y
34CONFIG_CMD_CACHE=y
35CONFIG_OF_CONTROL=y
Kuldeep Singh248a2932020-07-30 15:38:07 +0530[diff] [blame]36CONFIG_ENV_OVERWRITE=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]37CONFIG_NET_RANDOM_ETHADDR=y
38CONFIG_DM=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]39CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]40CONFIG_DM_I2C=y
Yangbo Luadb19e12019-06-21 11:42:26 +0800[diff] [blame]41CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]42CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]43CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]44# CONFIG_SPI_FLASH_BAR is not set
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]45CONFIG_SPI_FLASH_WINBOND=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]46CONFIG_FSL_PFE=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]47CONFIG_DM_ETH=y
48CONFIG_E1000=y
Tom Rinifa943162020-10-29 10:48:01 -0400[diff] [blame]49CONFIG_NVME=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]50CONFIG_PCI=y
51CONFIG_DM_PCI=y
52CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]53CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]54CONFIG_DM_RTC=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]55CONFIG_DM_SCSI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]56CONFIG_SYS_NS16550=y
Tom Riniac3de902018-10-02 13:02:22 -0400[diff] [blame]57CONFIG_SPI=y
58CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]59CONFIG_FSL_QSPI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]60CONFIG_USB=y
61CONFIG_DM_USB=y
62CONFIG_USB_XHCI_HCD=y
63CONFIG_USB_XHCI_DWC3=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]64CONFIG_RSA=y
65CONFIG_RSA_SOFTWARE_EXP=y