Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 803baa2d63042ce02f9996d760a345136092c24f / . / configs / ls1012afrwy_qspi_SECURE_BOOT_defconfig
blob: 759071a0195e6d9667095b13cf96545aaa09e4cd [file] [log] [blame]
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Udit Agarwal22ec2382019-11-07 16:11:32 +0000[diff] [blame]4CONFIG_NXP_ESBC=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]5CONFIG_FSL_LS_PPA=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_SIZE=0x10000
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]8CONFIG_AHCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]9CONFIG_DISTRO_DEFAULTS=y
10# CONFIG_SYS_MALLOC_F is not set
11CONFIG_FIT_VERBOSE=y
12CONFIG_OF_BOARD_SETUP=y
13CONFIG_OF_STDOUT_VIA_ALIAS=y
14CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
15CONFIG_QSPI_BOOT=y
16CONFIG_BOOTDELAY=10
17CONFIG_USE_BOOTARGS=y
18CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
19# CONFIG_DISPLAY_BOARDINFO is not set
20CONFIG_DISPLAY_BOARDINFO_LATE=y
21CONFIG_CMD_GREPENV=y
22CONFIG_CMD_GPT=y
23CONFIG_CMD_I2C=y
24CONFIG_CMD_MMC=y
25CONFIG_CMD_PCI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]26CONFIG_CMD_USB=y
27CONFIG_CMD_CACHE=y
28CONFIG_OF_CONTROL=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]29CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]30CONFIG_NET_RANDOM_ETHADDR=y
31CONFIG_DM=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]32CONFIG_SATA_CEVA=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]33CONFIG_DM_MMC=y
Yangbo Luadb19e12019-06-21 11:42:26 +0800[diff] [blame]34CONFIG_FSL_ESDHC=y
Tom Riniac3de902018-10-02 13:02:22 -0400[diff] [blame]35CONFIG_DM_SPI_FLASH=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame^]36CONFIG_MTD=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]37# CONFIG_SPI_FLASH_BAR is not set
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]38CONFIG_SPI_FLASH_WINBOND=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]39CONFIG_FSL_PFE=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]40CONFIG_DM_ETH=y
41CONFIG_E1000=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]42CONFIG_PCI=y
43CONFIG_DM_PCI=y
44CONFIG_DM_PCI_COMPAT=y
45CONFIG_PCIE_LAYERSCAPE=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]46CONFIG_DM_SCSI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]47CONFIG_SYS_NS16550=y
Tom Riniac3de902018-10-02 13:02:22 -0400[diff] [blame]48CONFIG_SPI=y
49CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]50CONFIG_FSL_QSPI=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]51CONFIG_USB=y
52CONFIG_DM_USB=y
53CONFIG_USB_XHCI_HCD=y
54CONFIG_USB_XHCI_DWC3=y
Vinitha V Pillaiad698c32018-05-23 11:03:31 +0530[diff] [blame]55CONFIG_RSA=y
56CONFIG_RSA_SOFTWARE_EXP=y