blob: f472179dd6896a7e816819e924dfbd730604665f [file] [log] [blame]
Daniel Hellstrome045a4c2008-03-26 23:34:47 +01001/* Configuration header file for Gaisler Research AB's Template
2 * design (GPL Open Source SPARC/LEON3 96MHz) for Altera NIOS
3 * Development board Stratix II edition, with the FPGA device
4 * EP2S60.
5 *
6 * (C) Copyright 2003-2005
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
8 *
9 * (C) Copyright 2008
10 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
11 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020012 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010013 */
14
15#ifndef __CONFIG_H__
16#define __CONFIG_H__
17
Francois Retiefb131cc52015-10-29 00:02:48 +020018#define CONFIG_SYS_GENERIC_BOARD
19
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010020/*
21 * High Level Configuration Options
22 * (easy to change)
23 */
24
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010025/* Altera NIOS Development board, Stratix II board */
Wolfgang Denka1be4762008-05-20 16:00:29 +020026#define CONFIG_GR_EP2S60 1
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010027
28/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020029#define CONFIG_SYS_CLK_FREQ 96000000 /* 96MHz */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010030
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010031/* Define this is the GR-2S60-MEZZ mezzanine is available and you
32 * want to use the USB and GRETH functionality of the board
33 */
34#undef GR_2S60_MEZZ
35
36#ifdef GR_2S60_MEZZ
37#define USE_GRETH 1
38#define USE_GRUSB 1
39#endif
40
41/*
42 * Serial console configuration
43 */
44#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020045#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010046
47/* Partitions */
48#define CONFIG_DOS_PARTITION
49#define CONFIG_MAC_PARTITION
50#define CONFIG_ISO_PARTITION
51
52/*
53 * Supported commands
54 */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010055#define CONFIG_CMD_REGINFO
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010056#define CONFIG_CMD_PING
57#define CONFIG_CMD_DIAG
58#define CONFIG_CMD_IRQ
59
60/* USB support */
61#if USE_GRUSB
62#define CONFIG_USB_UHCI
63#define CONFIG_CMD_FAT
64#define CONFIG_CMD_EXT2
65#define CONFIG_CMD_USB
66#define CONFIG_USB_STORAGE
67/* Enable needed helper functions */
Jean-Christophe PLAGNIOL-VILLARD2a7a0312009-05-16 12:14:54 +020068#define CONFIG_SYS_STDIO_DEREGISTER /* needs stdio_deregister */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010069#endif
70
71/*
72 * Autobooting
73 */
74#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
75
76#define CONFIG_PREBOOT "echo;" \
77 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
78 "echo"
79
80#undef CONFIG_BOOTARGS
81
82#define CONFIG_EXTRA_ENV_SETTINGS \
83 "netdev=eth0\0" \
84 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
85 "nfsroot=${serverip}:${rootpath}\0" \
86 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
87 "addip=setenv bootargs ${bootargs} " \
88 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
89 ":${hostname}:${netdev}:off panic=1\0" \
90 "flash_nfs=run nfsargs addip;" \
91 "bootm ${kernel_addr}\0" \
92 "flash_self=run ramargs addip;" \
93 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
94 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
95 "scratch=40800000\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000096 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstrome045a4c2008-03-26 23:34:47 +010097 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.207:192.168.0.20:192.168.0.1:255.255.255.0:ml401:eth0\0" \
98 ""
99
100#define CONFIG_NETMASK 255.255.255.0
101#define CONFIG_GATEWAYIP 192.168.0.1
102#define CONFIG_SERVERIP 192.168.0.20
103#define CONFIG_IPADDR 192.168.0.207
Joe Hershberger257ff782011-10-13 13:03:47 +0000104#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100105#define CONFIG_HOSTNAME ml401
Joe Hershbergere4da2482011-10-13 13:03:48 +0000106#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100107
108#define CONFIG_BOOTCOMMAND "run flash_self"
109
110/* Memory MAP
111 *
112 * Flash:
113 * |--------------------------------|
114 * | 0x00000000 Text & Data & BSS | *
115 * | for Monitor | *
116 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
117 * | UNUSED / Growth | * 256kb
118 * |--------------------------------|
119 * | 0x00050000 Base custom area | *
120 * | kernel / FS | *
121 * | | * Rest of Flash
122 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
123 * | END-0x00008000 Environment | * 32kb
124 * |--------------------------------|
125 *
126 *
127 *
128 * Main Memory:
129 * |--------------------------------|
130 * | UNUSED / scratch area |
131 * | |
132 * | |
133 * | |
134 * | |
135 * |--------------------------------|
136 * | Monitor .Text / .DATA / .BSS | * 512kb
137 * | Relocated! | *
138 * |--------------------------------|
139 * | Monitor Malloc | * 128kb (contains relocated environment)
140 * |--------------------------------|
141 * | Monitor/kernel STACK | * 64kb
142 * |--------------------------------|
143 * | Page Table for MMU systems | * 2k
144 * |--------------------------------|
145 * | PROM Code accessed from Linux | * 6kb-128b
146 * |--------------------------------|
147 * | Global data (avail from kernel)| * 128b
148 * |--------------------------------|
149 *
150 */
151
152/*
153 * Flash configuration (8,16 or 32 MB)
154 * TEXT base always at 0xFFF00000
155 * ENV_ADDR always at 0xFFF40000
156 * FLASH_BASE at 0xFC000000 for 64 MB
157 * 0xFE000000 for 32 MB
158 * 0xFF000000 for 16 MB
159 * 0xFF800000 for 8 MB
160 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200161/*#define CONFIG_SYS_NO_FLASH 1*/
162#define CONFIG_SYS_FLASH_BASE 0x00000000
163#define CONFIG_SYS_FLASH_SIZE 0x00400000 /* FPGA Bit file is in top of FLASH, we only ues the bottom 4Mb */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100164
165#define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200166#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
167#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100168
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200169#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
170#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
171#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
172#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
173#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100174
175/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200176#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200177#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200178#define CONFIG_SYS_FLASH_CFI
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100179/* Bypass cache when reading regs from flash memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200180#define CONFIG_SYS_FLASH_CFI_BYPASS_READ
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100181/* Buffered writes (32byte/go) instead of single accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200182#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100183
184/*
185 * Environment settings
186 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200187/*#define CONFIG_ENV_IS_NOWHERE 1*/
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200188#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200189/* CONFIG_ENV_ADDR need to be at sector boundary */
190#define CONFIG_ENV_SIZE 0x8000
191#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200192#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100193#define CONFIG_ENV_OVERWRITE 1
194
195/*
196 * Memory map
197 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200198#define CONFIG_SYS_SDRAM_BASE 0x40000000
199#define CONFIG_SYS_SDRAM_SIZE 0x02000000
200#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100201
202/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200203#undef CONFIG_SYS_SRAM_BASE
204#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100205
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200206#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
207#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
208#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100209
Wolfgang Denk0191e472010-10-26 14:34:52 +0200210#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100211
Wolfgang Denk0191e472010-10-26 14:34:52 +0200212#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200213#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100214
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200215#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
216#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100217
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200218#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200219#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
220# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100221#endif
222
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200223#define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
224#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
225#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100226
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200227#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
228#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100229
230/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200231#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
232#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100233
234/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200235#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100236
237/*
238 * Ethernet configuration uses on board SMC91C111, however if a mezzanine
239 * with a PHY is attached the GRETH can be used on this board.
240 * Define USE_GRETH in order to use the mezzanine provided PHY with the
241 * onchip GRETH network MAC, note that this is not supported by the
242 * template design.
243 */
244#ifndef USE_GRETH
245
246/* USE SMC91C111 MAC */
Ben Warren0fd6aae2009-10-04 22:37:03 -0700247#define CONFIG_SMC91111 1
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100248#define CONFIG_SMC91111_BASE 0x20000300 /* chip select 3 */
249#define CONFIG_SMC_USE_32_BIT 1 /* 32 bit bus */
250#undef CONFIG_SMC_91111_EXT_PHY /* we use internal phy */
251/*#define CONFIG_SHOW_ACTIVITY*/
252#define CONFIG_NET_RETRY_COUNT 10 /* # of retries */
253
254#else
255
256/* USE GRETH Ethernet Driver */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100257#define CONFIG_GRETH 1
Masahiro Yamadacbafcdf2015-05-26 10:58:31 +0900258#endif
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100259
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100260#define CONFIG_PHY_ADDR 0x00
261
262/*
263 * Miscellaneous configurable options
264 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200265#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100266#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200267#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100268#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200269#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100270#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200271#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
272#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
273#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100274
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200275#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
276#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100277
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200278#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100279
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100280/*-----------------------------------------------------------------------
281 * USB stuff
282 *-----------------------------------------------------------------------
283 */
284#define CONFIG_USB_CLOCK 0x0001BBBB
285#define CONFIG_USB_CONFIG 0x00005000
286
287/***** Gaisler GRLIB IP-Cores Config ********/
288
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200289#define CONFIG_SYS_GRLIB_SDRAM 0
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100290
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100291/* No SDRAM Configuration */
292#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
293
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100294/* See, GRLIB Docs (grip.pdf) on how to set up
295 * These the memory controller registers.
296 */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100297#define CONFIG_SYS_GRLIB_ESA_MCTRL1
298#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x10f800ff | (1<<11))
299#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x00000000
300#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00000000
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100301
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100302/* GRLIB FT-MCTRL configuration */
303#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
304#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x10f800ff | (1<<11))
305#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x00000000
306#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00000000
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100307
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100308/* DDR controller */
309#define CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
310#define CONFIG_SYS_GRLIB_GAISLER_DDRSPA1_CTRL 0xa900830a
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100311
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100312/* no DDR2 Controller */
313#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100314
Daniel Hellstrome045a4c2008-03-26 23:34:47 +0100315/* Identification string */
316#define CONFIG_IDENT_STRING "GAISLER LEON3 EP2S60"
317
318/* default kernel command line */
319#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
320
321#endif /* __CONFIG_H */