Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / adda11160346c765b10c71c9d71e465a4185ff50 / . / arch / arm / dts / rk356x-u-boot.dtsi
blob: 0a0943b462a90826a05b3539bd19f77abf169944 [file] [log] [blame]
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * (C) Copyright 2021 Rockchip Electronics Co., Ltd
4 */
5
Quentin Schulzd9ffa5e2022-09-02 15:10:52 +0200[diff] [blame]6#include "rockchip-u-boot.dtsi"
7
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]8/ {
9 aliases {
10 mmc0 = &sdhci;
11 mmc1 = &sdmmc0;
Jonas Karlmanaec644c2023-07-28 12:05:40 +0000[diff] [blame]12 spi4 = &sfc;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]13 };
14
Nico Cheng16bc03c2021-10-26 10:42:20 +0800[diff] [blame]15 chosen {
Jonas Karlmandab889e2023-07-28 11:53:08 +0000[diff] [blame]16 u-boot,spl-boot-order = "same-as-spl", &sdmmc0, &sdhci;
Nico Cheng16bc03c2021-10-26 10:42:20 +0800[diff] [blame]17 };
18
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]19 dmc: dmc {
20 compatible = "rockchip,rk3568-dmc";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]21 bootph-all;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]22 };
Jonas Karlmanbe56bb52023-02-22 22:44:41 +0000[diff] [blame]23
Jonas Karlmancfcf05e2024-04-22 06:28:45 +0000[diff] [blame]24 rng: rng@fe388000 {
25 compatible = "rockchip,cryptov2-rng";
26 reg = <0x0 0xfe388000 0x0 0x2000>;
27 };
28
Jonas Karlmanbe56bb52023-02-22 22:44:41 +0000[diff] [blame]29 otp: nvmem@fe38c000 {
30 compatible = "rockchip,rk3568-otp";
31 reg = <0x0 0xfe38c000 0x0 0x4000>;
32 #address-cells = <1>;
33 #size-cells = <1>;
Jonas Karlmanbe56bb52023-02-22 22:44:41 +0000[diff] [blame]34
35 cpu_id: id@a {
36 reg = <0x0a 0x10>;
37 };
38 };
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]39};
40
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]41#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
42&binman {
43 simple-bin-spi {
44 mkimage {
45 args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
46 offset = <0x8000>;
47 };
48 };
Jonas Karlman13e3dc92023-05-17 18:26:29 +0000[diff] [blame]49};
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]50#endif
Jonas Karlman13e3dc92023-05-17 18:26:29 +0000[diff] [blame]51
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]52&cru {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]53 bootph-all;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]54};
55
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]56&emmc_bus8 {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]57 bootph-pre-ram;
58 bootph-some-ram;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]59};
60
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]61&emmc_clk {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]62 bootph-pre-ram;
63 bootph-some-ram;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]64};
65
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]66&emmc_cmd {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]67 bootph-pre-ram;
68 bootph-some-ram;
Joseph Chen868dc1d2021-06-02 15:58:23 +0800[diff] [blame]69};
Nico Cheng16bc03c2021-10-26 10:42:20 +0800[diff] [blame]70
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]71&emmc_datastrobe {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]72 bootph-pre-ram;
73 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]74};
75
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]76&emmc_rstnout {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]77 bootph-pre-ram;
78 bootph-some-ram;
Jonas Karlmanc6391352023-08-03 21:11:54 +0000[diff] [blame]79};
80
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]81&fspi_pins {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]82 bootph-pre-ram;
83 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]84};
85
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]86&grf {
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]87 bootph-all;
88};
89
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]90&pcfg_pull_none {
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]91 bootph-all;
92};
93
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]94&pcfg_pull_none_smt {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]95 bootph-pre-ram;
96 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]97};
98
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]99&pcfg_pull_up {
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]100 bootph-all;
101};
102
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]103&pcfg_pull_up_drv_level_2 {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]104 bootph-pre-ram;
105 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]106};
107
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]108&pinctrl {
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]109 bootph-all;
110};
111
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]112&pmucru {
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]113 bootph-all;
114};
115
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]116&pmugrf {
Jonas Karlmanc6391352023-08-03 21:11:54 +0000[diff] [blame]117 bootph-all;
118};
119
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]120&sdhci {
121 bootph-pre-ram;
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]122 bootph-some-ram;
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]123 max-frequency = <200000000>;
124};
125
126&sdmmc0 {
127 bootph-pre-ram;
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]128 bootph-some-ram;
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]129};
130
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]131&sdmmc0_bus4 {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]132 bootph-pre-ram;
133 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]134};
135
136&sdmmc0_clk {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]137 bootph-pre-ram;
138 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]139};
140
141&sdmmc0_cmd {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]142 bootph-pre-ram;
143 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]144};
145
146&sdmmc0_det {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]147 bootph-pre-ram;
148 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]149};
150
151&sdmmc0_pwren {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]152 bootph-pre-ram;
153 bootph-some-ram;
Jonas Karlmanf216c612023-07-28 11:53:07 +0000[diff] [blame]154};
155
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]156&sfc {
157 u-boot,spl-sfc-no-dma;
158};
159
Jonas Karlman1fb8b8d2024-01-26 22:14:51 +0000[diff] [blame]160&uart2 {
Jonas Karlmandc3daaa2024-04-22 06:28:49 +0000[diff] [blame]161 bootph-all;
Jonas Karlman1fb8b8d2024-01-26 22:14:51 +0000[diff] [blame]162 clock-frequency = <24000000>;
163};
164
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]165&uart2m0_xfer {
166 bootph-all;
Jonas Karlmana9d8d532023-05-17 18:26:35 +0000[diff] [blame]167};
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]168
169&xin24m {
170 bootph-all;
171};