blob: e920ec7e5ddbfabeab0e5cac4fd1a4389d923bd3 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Kever Yangec02b3c2017-02-23 15:37:51 +08002/*
3 * (C) Copyright 2016 Rockchip Electronics Co., Ltd
Kever Yangec02b3c2017-02-23 15:37:51 +08004 */
5
6#ifndef __CONFIG_RK3328_COMMON_H
7#define __CONFIG_RK3328_COMMON_H
8
9#include "rockchip-common.h"
10
Tom Rini3088b312022-12-04 10:04:13 -050011#define CFG_IRAM_BASE 0xff090000
Kever Yangaf376322019-07-22 19:59:09 +080012
Tom Rinibb4dd962022-11-16 13:10:37 -050013#define CFG_SYS_SDRAM_BASE 0
Kever Yang5db9e672017-06-23 16:11:05 +080014#define SDRAM_MAX_SIZE 0xff000000
Kever Yangec02b3c2017-02-23 15:37:51 +080015
Kever Yangec02b3c2017-02-23 15:37:51 +080016#define ENV_MEM_LAYOUT_SETTINGS \
17 "scriptaddr=0x00500000\0" \
18 "pxefile_addr_r=0x00600000\0" \
19 "fdt_addr_r=0x01f00000\0" \
Klaus Gogerb922cc62018-02-19 08:02:26 +010020 "kernel_addr_r=0x02080000\0" \
Christopher Obbard874de182023-01-27 17:03:56 +000021 "ramdisk_addr_r=0x06000000\0" \
22 "kernel_comp_addr_r=0x08000000\0" \
23 "kernel_comp_size=0x2000000\0"
Kever Yangec02b3c2017-02-23 15:37:51 +080024
Tom Rinic9edebe2022-12-04 10:03:50 -050025#define CFG_EXTRA_ENV_SETTINGS \
Kever Yangec02b3c2017-02-23 15:37:51 +080026 ENV_MEM_LAYOUT_SETTINGS \
Klaus Goger2b6b4f22018-05-25 23:45:05 +020027 "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
Kever Yangec02b3c2017-02-23 15:37:51 +080028 "partitions=" PARTS_DEFAULT \
Simon Glassf27e9d52023-04-24 13:49:51 +120029 "boot_targets=" BOOT_TARGETS "\0"
Kever Yangec02b3c2017-02-23 15:37:51 +080030
Kever Yangec02b3c2017-02-23 15:37:51 +080031#endif