blob: 1401264f93164e8d94438175ec33275df2a4f540 [file] [log] [blame]
Yuantian Tang92f18ff2019-04-10 16:43:34 +08001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Yangbo Lubb32e682021-06-03 10:51:19 +08003 * Copyright 2019-2021 NXP
Yuantian Tang92f18ff2019-04-10 16:43:34 +08004 */
5
6#ifndef __L1028A_COMMON_H
7#define __L1028A_COMMON_H
8
9#define CONFIG_REMAKE_ELF
Yuantian Tang92f18ff2019-04-10 16:43:34 +080010#define CONFIG_MP
11
12#include <asm/arch/stream_id_lsch3.h>
13#include <asm/arch/config.h>
14#include <asm/arch/soc.h>
15
16/* Link Definitions */
17#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
18
Yuantian Tang92f18ff2019-04-10 16:43:34 +080019#define CONFIG_VERY_BIG_RAM
20#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
21#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
22#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
23#define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
24#define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1
25
Yuantian Tang92f18ff2019-04-10 16:43:34 +080026/*
27 * SMP Definitinos
28 */
Michael Wallef056e0f2020-06-01 21:53:26 +020029#define CPU_RELEASE_ADDR secondary_boot_addr
Yuantian Tang92f18ff2019-04-10 16:43:34 +080030
31/* Generic Timer Definitions */
32#define COUNTER_FREQUENCY 25000000 /* 25MHz */
33
Biwen Lie7c3b042021-02-05 19:01:57 +080034/* GPIO */
35#ifdef CONFIG_DM_GPIO
36#ifndef CONFIG_MPC8XXX_GPIO
37#define CONFIG_MPC8XXX_GPIO
38#endif
39#endif
40
Yuantian Tang92f18ff2019-04-10 16:43:34 +080041/* I2C */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080042
43/* Serial Port */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080044#define CONFIG_SYS_NS16550_SERIAL
45#define CONFIG_SYS_NS16550_REG_SIZE 1
46#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
47
Yuantian Tang92f18ff2019-04-10 16:43:34 +080048/* Miscellaneous configurable options */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080049
50/* Physical Memory Map */
51#define CONFIG_CHIP_SELECTS_PER_CTRL 4
52
53#define CONFIG_HWCONFIG
54#define HWCONFIG_BUFFER_SIZE 128
55
Yuantian Tang92f18ff2019-04-10 16:43:34 +080056#define BOOT_TARGET_DEVICES(func) \
57 func(MMC, mmc, 0) \
Yuantian Tang7f3da7b2019-11-04 15:10:45 +080058 func(MMC, mmc, 1) \
Yuantian Tang7a224e72020-03-10 11:31:05 +080059 func(USB, usb, 0) \
60 func(DHCP, dhcp, na)
Yuantian Tang92f18ff2019-04-10 16:43:34 +080061#include <config_distro_bootcmd.h>
62
Yuantian Tang92f18ff2019-04-10 16:43:34 +080063#undef CONFIG_BOOTCOMMAND
64
Yuantian Tang7f3da7b2019-11-04 15:10:45 +080065#define XSPI_NOR_BOOTCOMMAND \
66 "run xspi_hdploadcmd; run distro_bootcmd; run xspi_bootcmd; " \
67 "env exists secureboot && esbc_halt;;"
Yuantian Tang92f18ff2019-04-10 16:43:34 +080068#define SD_BOOTCOMMAND \
Yuantian Tang7f3da7b2019-11-04 15:10:45 +080069 "run sd_hdploadcmd; run distro_bootcmd;run sd_bootcmd; " \
70 "env exists secureboot && esbc_halt;"
71#define SD2_BOOTCOMMAND \
72 "run emmc_hdploadcmd; run distro_bootcmd;run emmc_bootcmd; " \
Yuantian Tang92f18ff2019-04-10 16:43:34 +080073 "env exists secureboot && esbc_halt;"
74
75/* Monitor Command Prompt */
76#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
77#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
78 sizeof(CONFIG_SYS_PROMPT) + 16)
79#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
80
Yuantian Tang92f18ff2019-04-10 16:43:34 +080081#define CONFIG_SYS_MAXARGS 64 /* max command args */
82
83#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
84
Yuantian Tang92f18ff2019-04-10 16:43:34 +080085#define OCRAM_NONSECURE_SIZE 0x00010000
Yuantian Tang92f18ff2019-04-10 16:43:34 +080086#define CONFIG_SYS_FSL_QSPI_BASE 0x20000000
Yuantian Tang92f18ff2019-04-10 16:43:34 +080087
88#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
89
Yuantian Tang92f18ff2019-04-10 16:43:34 +080090/* I2C bus multiplexer */
91#define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
92#define I2C_MUX_CH_DEFAULT 0x8
93
94/* EEPROM */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080095#define CONFIG_SYS_I2C_EEPROM_NXID
96#define CONFIG_SYS_EEPROM_BUS_NUM 0
Yuantian Tang92f18ff2019-04-10 16:43:34 +080097
Wen He41e63db2019-11-18 13:26:09 +080098/* DisplayPort */
99#define DP_PWD_EN_DEFAULT_MASK 0x8
100
Udit Agarwal22ec2382019-11-07 16:11:32 +0000101#ifdef CONFIG_NXP_ESBC
Yuantian Tang029d8ab2019-05-24 14:36:27 +0800102#include <asm/fsl_secure_boot.h>
103#endif
104
Alex Marginean3a918732019-07-03 12:11:39 +0300105/* Ethernet */
106/* smallest ENETC BD ring has 8 entries */
107#define CONFIG_SYS_RX_ETH_BUFFER 8
108
Yuantian Tang92f18ff2019-04-10 16:43:34 +0800109#endif /* __L1028A_COMMON_H */