Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / abb0f522e1fb1900030ab63f2dbddb1678c584ec / . / configs / rock_defconfig
blob: 9ec2c4b92315d66c37c34bb348c52c871bd656ab [file] [log] [blame]
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT_ONLY=y
3CONFIG_SPL_SKIP_LOWLEVEL_INIT_ONLY=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]4# CONFIG_SPL_USE_ARCH_MEMCPY is not set
5# CONFIG_SPL_USE_ARCH_MEMSET is not set
6CONFIG_ARCH_ROCKCHIP=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]7CONFIG_SYS_TEXT_BASE=0x60000000
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]8CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="rk3188-radxarock"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x10080800
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]13CONFIG_ROCKCHIP_RK3188=y
Johan Jonkerf6fc8952022-04-09 18:55:02 +0200[diff] [blame]14# CONFIG_ROCKCHIP_STIMER is not set
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]15CONFIG_TARGET_ROCK=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]16CONFIG_SPL_STACK_R_ADDR=0x60080000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]17CONFIG_DEBUG_UART_BASE=0x20064000
18CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]19CONFIG_SYS_LOAD_ADDR=0x60800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]20CONFIG_DEBUG_UART=y
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]21CONFIG_USE_PREBOOT=y
Klaus Goger2b6b4f22018-05-25 23:45:05 +0200[diff] [blame]22CONFIG_DEFAULT_FDT_FILE="rk3188-radxarock.dtb"
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]23# CONFIG_DISPLAY_CPUINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame^]25CONFIG_SPL_MAX_SIZE=0x7800
26CONFIG_SPL_PAD_TO=0x7f8000
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]27CONFIG_SPL_STACK_R=y
28CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Maxime Ripard24336442017-08-24 11:52:32 +0200[diff] [blame]29CONFIG_RANDOM_UUID=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]30CONFIG_CMD_I2C=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]31CONFIG_CMD_MMC=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]32CONFIG_CMD_SPI=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]33# CONFIG_CMD_SETEXPR is not set
34CONFIG_CMD_CACHE=y
35CONFIG_CMD_TIME=y
36CONFIG_CMD_REGULATOR=y
37CONFIG_SPL_OF_CONTROL=y
38CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
39CONFIG_SPL_OF_PLATDATA=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]42CONFIG_REGMAP=y
43CONFIG_SYSCON=y
44# CONFIG_SPL_SIMPLE_BUS is not set
45CONFIG_CLK=y
46CONFIG_ROCKCHIP_GPIO=y
47CONFIG_SYS_I2C_ROCKCHIP=y
48CONFIG_LED=y
49CONFIG_MMC_DW=y
50CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]51CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]52CONFIG_SF_DEFAULT_SPEED=20000000
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]53CONFIG_PINCTRL=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]54CONFIG_DM_PMIC=y
55# CONFIG_SPL_PMIC_CHILDREN is not set
56CONFIG_PMIC_ACT8846=y
57CONFIG_REGULATOR_ACT8846=y
58CONFIG_DM_REGULATOR_FIXED=y
59CONFIG_RAM=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]60CONFIG_DEBUG_UART_SHIFT=2
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]61CONFIG_ROCKCHIP_SERIAL=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]62CONFIG_SYSRESET=y
Tom Rini2cbc1202018-04-28 10:45:55 -0400[diff] [blame]63CONFIG_TIMER=y
64CONFIG_SPL_TIMER=y
65CONFIG_ROCKCHIP_TIMER=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]66CONFIG_USB=y
67CONFIG_ROCKCHIP_USB2_PHY=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]68CONFIG_SPL_TINY_MEMSET=y
Heiko Stübnere1de6112017-03-26 21:09:55 +0200[diff] [blame]69CONFIG_CMD_DHRYSTONE=y
70CONFIG_ERRNO_STR=y