Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a9422235a4bacd1847613a279a1f2eecd21d0c68 / . / configs / evb-rk3399_defconfig
blob: 7a0bd4aec97ce22822ecedd8c8969ba72a3bbab0 [file] [log] [blame]
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
4CONFIG_SPL_LIBGENERIC_SUPPORT=y
5CONFIG_SYS_MALLOC_F_LEN=0x4000
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]6CONFIG_ROCKCHIP_RK3399=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x80000
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3399-evb"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]9CONFIG_DEBUG_UART=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]10CONFIG_FIT=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]11CONFIG_SPL_LOAD_FIT=y
Lokesh Vutlafbad3702016-10-08 14:41:44 -0400[diff] [blame]12# CONFIG_DISPLAY_CPUINFO is not set
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]13CONFIG_SPL_STACK_R=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]14CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]15CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]16CONFIG_CMD_BOOTZ=y
17# CONFIG_CMD_IMLS is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]18CONFIG_CMD_GPT=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]19CONFIG_CMD_MMC=y
20CONFIG_CMD_SF=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]21CONFIG_CMD_USB=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]22# CONFIG_CMD_SETEXPR is not set
23CONFIG_CMD_TIME=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]24CONFIG_SPL_OF_CONTROL=y
25CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
26CONFIG_SPL_OF_PLATDATA=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]27CONFIG_ENV_IS_IN_MMC=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]28CONFIG_NET_RANDOM_ETHADDR=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]29CONFIG_REGMAP=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]30CONFIG_SPL_REGMAP=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]31CONFIG_SYSCON=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]32CONFIG_SPL_SYSCON=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]33CONFIG_CLK=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]34CONFIG_SPL_CLK=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]35CONFIG_ROCKCHIP_GPIO=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]36CONFIG_SYS_I2C_ROCKCHIP=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]37CONFIG_MMC_DW=y
Masahiro Yamada7db8c172016-12-07 22:10:28 +0900[diff] [blame]38CONFIG_MMC_SDHCI=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]39CONFIG_MMC_SDHCI_ROCKCHIP=y
Kever Yang92830982017-05-01 16:16:01 -0600[diff] [blame]40CONFIG_DM_ETH=y
41CONFIG_ETH_DESIGNWARE=y
Kever Yang92830982017-05-01 16:16:01 -0600[diff] [blame]42CONFIG_GMAC_ROCKCHIP=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]43CONFIG_PINCTRL=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]44CONFIG_SPL_PINCTRL=y
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]45CONFIG_PINCTRL_ROCKCHIP_RK3399=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]46CONFIG_DM_PMIC=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]47CONFIG_PMIC_RK8XX=y
Kever Yangbbdbec72016-09-23 15:57:23 +0800[diff] [blame]48CONFIG_REGULATOR_PWM=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]49CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]50CONFIG_REGULATOR_RK8XX=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]51CONFIG_PWM_ROCKCHIP=y
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]52CONFIG_RAM=y
Kever Yang16efdfd2017-02-22 16:56:38 +0800[diff] [blame]53CONFIG_SPL_RAM=y
Philipp Tomsich29c8bc02017-03-17 20:34:53 +0100[diff] [blame]54CONFIG_BAUDRATE=1500000
Kever Yang974b6f32016-07-19 21:17:00 +0800[diff] [blame]55CONFIG_DEBUG_UART_BASE=0xFF1A0000
56CONFIG_DEBUG_UART_CLOCK=24000000
57CONFIG_DEBUG_UART_SHIFT=2
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]58CONFIG_SYS_NS16550=y
59CONFIG_SYSRESET=y
MengDongyang0a8ea092016-08-24 12:02:19 +0800[diff] [blame]60CONFIG_USB=y
MengDongyang0a8ea092016-08-24 12:02:19 +0800[diff] [blame]61CONFIG_USB_XHCI_HCD=y
62CONFIG_USB_XHCI_DWC3=y
63CONFIG_USB_EHCI_HCD=y
64CONFIG_USB_EHCI_GENERIC=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]65CONFIG_USB_STORAGE=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]66CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]67CONFIG_USB_ETHER_ASIX=y
68CONFIG_USB_ETHER_ASIX88179=y
69CONFIG_USB_ETHER_MCS7830=y
70CONFIG_USB_ETHER_RTL8152=y
71CONFIG_USB_ETHER_SMSC95XX=y
Eric Gao1bec3f22017-05-02 18:23:57 +0800[diff] [blame]72CONFIG_DM_VIDEO=y
73CONFIG_DISPLAY=y
74CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com64ee9f62017-06-21 11:20:32 +0800[diff] [blame]75CONFIG_VIDEO_ROCKCHIP_MAX_YRES=1200
Eric Gao1bec3f22017-05-02 18:23:57 +0800[diff] [blame]76CONFIG_DISPLAY_ROCKCHIP_MIPI=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]77CONFIG_USE_TINY_PRINTF=y
78CONFIG_ERRNO_STR=y