Blame - configs/firefly-rk3288_defconfig - filogic/uboot

blob: 936b7e7c62025b4b9e18d79bb3fd020baffa0b83 [file] [log] [blame]

Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	1	CONFIG_ARM=y
				2	CONFIG_ARCH_ROCKCHIP=y
				3	CONFIG_SYS_MALLOC_F_LEN=0x2000
				4	CONFIG_ROCKCHIP_RK3288=y
				5	CONFIG_TARGET_FIREFLY_RK3288=y
Thomas Chou	3a077cd	2015-11-11 21:39:33 +0800	[diff] [blame]	6	CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	7	CONFIG_DEFAULT_DEVICE_TREE="rk3288-firefly"
Simon Glass	4458d3b	2016-10-17 20:12:35 -0600	[diff] [blame]	8	CONFIG_SILENT_CONSOLE=y
Simon Glass	9fd2a02	2016-10-17 20:12:37 -0600	[diff] [blame^]	9	# CONFIG_DISPLAY_CPUINFO is not set
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	10	CONFIG_SPL_STACK_R=y
Simon Glass	3b4057b	2016-01-21 19:43:35 -0700	[diff] [blame]	11	CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rini	f852e73	2016-04-21 21:37:19 -0400	[diff] [blame]	12	CONFIG_HUSH_PARSER=y
Tom Rini	1d9ac83	2016-04-24 17:29:26 -0400	[diff] [blame]	13	CONFIG_CMD_BOOTZ=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	14	# CONFIG_CMD_IMLS is not set
Tom Rini	1d9ac83	2016-04-24 17:29:26 -0400	[diff] [blame]	15	CONFIG_CMD_MMC=y
Tom Rini	0f2dcb9	2016-04-22 16:41:25 -0400	[diff] [blame]	16	CONFIG_CMD_SF=y
				17	CONFIG_CMD_SPI=y
				18	CONFIG_CMD_I2C=y
				19	CONFIG_CMD_GPIO=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	20	# CONFIG_CMD_SETEXPR is not set
Tom Rini	0f2dcb9	2016-04-22 16:41:25 -0400	[diff] [blame]	21	CONFIG_CMD_DHCP=y
Tom Rini	1d9ac83	2016-04-24 17:29:26 -0400	[diff] [blame]	22	CONFIG_CMD_MII=y
Tom Rini	0f2dcb9	2016-04-22 16:41:25 -0400	[diff] [blame]	23	CONFIG_CMD_PING=y
Tom Rini	1d9ac83	2016-04-24 17:29:26 -0400	[diff] [blame]	24	CONFIG_CMD_CACHE=y
Tom Rini	0f2dcb9	2016-04-22 16:41:25 -0400	[diff] [blame]	25	CONFIG_CMD_TIME=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	26	CONFIG_CMD_PMIC=y
				27	CONFIG_CMD_REGULATOR=y
Tom Rini	1d9ac83	2016-04-24 17:29:26 -0400	[diff] [blame]	28	CONFIG_CMD_EXT2=y
				29	CONFIG_CMD_EXT4=y
				30	CONFIG_CMD_FAT=y
				31	CONFIG_CMD_FS_GENERIC=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	32	CONFIG_SPL_OF_CONTROL=y
Simon Glass	813d460	2016-05-14 14:03:00 -0600	[diff] [blame]	33	CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini	afea41d	2016-09-08 16:11:59 -0400	[diff] [blame]	34	CONFIG_SPL_OF_PLATDATA=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	35	CONFIG_REGMAP=y
huang lin	dd8515e	2015-11-17 14:20:13 +0800	[diff] [blame]	36	CONFIG_SPL_REGMAP=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	37	CONFIG_SYSCON=y
Simon Glass	3b4057b	2016-01-21 19:43:35 -0700	[diff] [blame]	38	CONFIG_SPL_SYSCON=y
Simon Glass	70bad91	2016-01-21 19:43:49 -0700	[diff] [blame]	39	# CONFIG_SPL_SIMPLE_BUS is not set
Bin Meng	63c1098	2015-09-28 05:14:15 -0700	[diff] [blame]	40	CONFIG_CLK=y
				41	CONFIG_SPL_CLK=y
				42	CONFIG_ROCKCHIP_GPIO=y
				43	CONFIG_SYS_I2C_ROCKCHIP=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	44	CONFIG_LED=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	45	CONFIG_LED_GPIO=y
Bin Meng	63c1098	2015-09-28 05:14:15 -0700	[diff] [blame]	46	CONFIG_ROCKCHIP_DWMMC=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	47	CONFIG_PINCTRL=y
Bin Meng	63c1098	2015-09-28 05:14:15 -0700	[diff] [blame]	48	CONFIG_SPL_PINCTRL=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	49	# CONFIG_SPL_PINCTRL_FULL is not set
Heiko Stübner	66bd8d3	2016-07-16 00:17:13 +0200	[diff] [blame]	50	CONFIG_ROCKCHIP_RK3288_PINCTRL=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	51	CONFIG_DM_PMIC=y
Simon Glass	52de646	2016-01-21 19:45:20 -0700	[diff] [blame]	52	# CONFIG_SPL_PMIC_CHILDREN is not set
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	53	CONFIG_PMIC_ACT8846=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	54	CONFIG_REGULATOR_ACT8846=y
Simon Glass	c08ebf6	2016-02-22 22:55:40 -0700	[diff] [blame]	55	CONFIG_DM_REGULATOR_FIXED=y
Simon Glass	52de646	2016-01-21 19:45:20 -0700	[diff] [blame]	56	CONFIG_PWM_ROCKCHIP=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	57	CONFIG_RAM=y
				58	CONFIG_SPL_RAM=y
Bin Meng	63c1098	2015-09-28 05:14:15 -0700	[diff] [blame]	59	CONFIG_DEBUG_UART=y
				60	CONFIG_DEBUG_UART_BASE=0xff690000
				61	CONFIG_DEBUG_UART_CLOCK=24000000
				62	CONFIG_DEBUG_UART_SHIFT=2
Thomas Chou	a6cec01	2015-11-19 21:48:14 +0800	[diff] [blame]	63	CONFIG_SYS_NS16550=y
Tom Rini	afea41d	2016-09-08 16:11:59 -0400	[diff] [blame]	64	CONFIG_ROCKCHIP_SERIAL=y
				65	CONFIG_SYSRESET=y
Simon Glass	52de646	2016-01-21 19:45:20 -0700	[diff] [blame]	66	CONFIG_DM_VIDEO=y
Anatolij Gustschin	4601eb4	2016-01-25 17:17:22 +0100	[diff] [blame]	67	CONFIG_DISPLAY=y
Simon Glass	52de646	2016-01-21 19:45:20 -0700	[diff] [blame]	68	CONFIG_VIDEO_ROCKCHIP=y
Sjoerd Simons	f26619a	2015-12-04 23:27:41 +0100	[diff] [blame]	69	CONFIG_USE_TINY_PRINTF=y
Simon Glass	ec3be54	2015-08-30 16:55:41 -0600	[diff] [blame]	70	CONFIG_CMD_DHRYSTONE=y
				71	CONFIG_ERRNO_STR=y
Simon Glass	1475e49	2016-07-04 11:58:36 -0600	[diff] [blame]	72	# CONFIG_SPL_OF_LIBFDT is not set