blob: d4b25c3d60ef2e4e164d3ceb1c9900bbad3f1894 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sandeep Paulraj7f507e82009-09-29 10:02:38 -04002/*
3 * Copyright (C) 2009 Texas Instruments Incorporated
Sandeep Paulraj7f507e82009-09-29 10:02:38 -04004 */
5#ifndef _GPIO_DEFS_H_
6#define _GPIO_DEFS_H_
7
Ajay Kumar Guptabae61dd2009-12-22 10:56:12 +05308#ifndef CONFIG_SOC_DA8XX
Sandeep Paulraj7f507e82009-09-29 10:02:38 -04009#define DAVINCI_GPIO_BINTEN 0x01C67008
10#define DAVINCI_GPIO_BANK01 0x01C67010
11#define DAVINCI_GPIO_BANK23 0x01C67038
12#define DAVINCI_GPIO_BANK45 0x01C67060
13#define DAVINCI_GPIO_BANK67 0x01C67088
14
Ajay Kumar Guptabae61dd2009-12-22 10:56:12 +053015#else /* CONFIG_SOC_DA8XX */
16#define DAVINCI_GPIO_BINTEN 0x01E26008
17#define DAVINCI_GPIO_BANK01 0x01E26010
18#define DAVINCI_GPIO_BANK23 0x01E26038
19#define DAVINCI_GPIO_BANK45 0x01E26060
20#define DAVINCI_GPIO_BANK67 0x01E26088
Heiko Schocher8d510c52011-09-14 19:59:35 +000021#define DAVINCI_GPIO_BANK8 0x01E260B0
Ajay Kumar Guptabae61dd2009-12-22 10:56:12 +053022#endif /* CONFIG_SOC_DA8XX */
23
Sandeep Paulraj7f507e82009-09-29 10:02:38 -040024struct davinci_gpio {
25 unsigned int dir;
26 unsigned int out_data;
27 unsigned int set_data;
28 unsigned int clr_data;
29 unsigned int in_data;
30 unsigned int set_rising;
31 unsigned int clr_rising;
32 unsigned int set_falling;
33 unsigned int clr_falling;
34 unsigned int intstat;
35};
36
37struct davinci_gpio_bank {
38 int num_gpio;
39 unsigned int irq_num;
40 unsigned int irq_mask;
41 unsigned long *in_use;
Adam Ford9c286a72018-06-10 22:25:57 -050042 struct davinci_gpio *base;
Sandeep Paulraj7f507e82009-09-29 10:02:38 -040043};
44
Ajay Kumar Guptabae61dd2009-12-22 10:56:12 +053045#define davinci_gpio_bank01 ((struct davinci_gpio *)DAVINCI_GPIO_BANK01)
46#define davinci_gpio_bank23 ((struct davinci_gpio *)DAVINCI_GPIO_BANK23)
47#define davinci_gpio_bank45 ((struct davinci_gpio *)DAVINCI_GPIO_BANK45)
48#define davinci_gpio_bank67 ((struct davinci_gpio *)DAVINCI_GPIO_BANK67)
Heiko Schocher8d510c52011-09-14 19:59:35 +000049#define davinci_gpio_bank8 ((struct davinci_gpio *)DAVINCI_GPIO_BANK8)
Ajay Kumar Guptabae61dd2009-12-22 10:56:12 +053050
Adam Ford9c286a72018-06-10 22:25:57 -050051#ifndef CONFIG_DM_GPIO
Laurence Withers3ffd9682011-07-18 09:26:01 -040052#define gpio_status() gpio_info()
Adam Ford9c286a72018-06-10 22:25:57 -050053#endif
Laurence Withers3ffd9682011-07-18 09:26:01 -040054#define GPIO_NAME_SIZE 20
Holger Hans Peter Freyther1356f8e2013-02-07 23:41:01 +000055#if defined(CONFIG_SOC_DM644X)
56/* GPIO0 to GPIO53, omit the V3.3 volts one */
57#define MAX_NUM_GPIOS 70
Tom Rini9dbc8362013-03-11 12:02:40 -040058#elif defined(CONFIG_SOC_DA8XX) && !defined(CONFIG_SOC_DA850)
Tomas Novotny59032872013-02-01 06:46:00 +000059#define MAX_NUM_GPIOS 128
60#else
Laurence Withers3ffd9682011-07-18 09:26:01 -040061#define MAX_NUM_GPIOS 144
Tomas Novotny59032872013-02-01 06:46:00 +000062#endif
Laurence Withers3ffd9682011-07-18 09:26:01 -040063#define GPIO_BANK(gp) (davinci_gpio_bank01 + ((gp) >> 5))
64#define GPIO_BIT(gp) ((gp) & 0x1F)
65
66void gpio_info(void);
67
Adam Ford9c286a72018-06-10 22:25:57 -050068#ifdef CONFIG_DM_GPIO
69
70/* Information about a GPIO bank */
71struct davinci_gpio_platdata {
72 int bank_index;
73 ulong base; /* address of registers in physical memory */
74 const char *port_name;
75};
76#endif
77
Sandeep Paulraj7f507e82009-09-29 10:02:38 -040078#endif