Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 99ebfbf7af26777f7caab51779fd4333418253d6 / . / board / nvidia / seaboard / seaboard.c
blob: a646dcc96b52e371a4c25460ff08c1b46a6cf5ec [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]2/*
3 * (C) Copyright 2010,2011
4 * NVIDIA Corporation <www.nvidia.com>
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]5 */
6
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]7#include <asm/io.h>
Simon Glass0ffb9d62017-05-31 19:47:48 -0600[diff] [blame]8#include <asm/mach-types.h>
Tom Warrenab371962012-09-19 15:50:56 -0700[diff] [blame]9#include <asm/arch/tegra.h>
Jeroen Hofstee93dfae72014-10-08 22:57:46 +0200[diff] [blame]10#include <asm/arch-tegra/board.h>
Simon Glassea160b12012-01-11 12:42:28 +0000[diff] [blame]11#include <asm/arch/clock.h>
12#include <asm/arch/funcmux.h>
Stephen Warren63315d92012-10-22 06:19:36 +0000[diff] [blame]13#include <asm/arch/gpio.h>
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]14#include <asm/arch/pinmux.h>
Tom Warren97bf58f2011-09-21 12:40:07 +0000[diff] [blame]15#include <asm/gpio.h>
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]16
Simon Glass704e60d2011-11-05 04:46:51 +0000[diff] [blame]17/* TODO: Remove this code when the SPI switch is working */
Tom Rinieb6aadc2021-08-30 09:16:32 -0400[diff] [blame]18#ifndef CONFIG_TARGET_VENTANA
Stephen Warren63315d92012-10-22 06:19:36 +0000[diff] [blame]19void gpio_early_init_uart(void)
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]20{
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]21 /* Enable UART via GPIO_PI3 (port 8, bit 3) so serial console works */
Stephen Warren7f20bb22016-05-12 12:07:39 -0600[diff] [blame]22 gpio_request(TEGRA_GPIO(I, 3), "uart_en");
23 gpio_direction_output(TEGRA_GPIO(I, 3), 0);
Tom Warrene1495582011-04-14 12:09:41 +0000[diff] [blame]24}
Simon Glass704e60d2011-11-05 04:46:51 +0000[diff] [blame]25#endif
Stephen Warrenffac82e2011-10-31 06:51:37 +0000[diff] [blame]26
Masahiro Yamadab2c88682017-01-10 13:32:07 +0900[diff] [blame]27#ifdef CONFIG_MMC_SDHCI_TEGRA
Tom Warren97bf58f2011-09-21 12:40:07 +0000[diff] [blame]28/*
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]29 * Routine: pin_mux_mmc
30 * Description: setup the pin muxes/tristate values for the SDMMC(s)
31 */
Tom Warren9745cf82013-02-21 12:31:30 +0000[diff] [blame]32void pin_mux_mmc(void)
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]33{
Simon Glassea160b12012-01-11 12:42:28 +0000[diff] [blame]34 funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
35 funcmux_select(PERIPH_ID_SDMMC3, FUNCMUX_SDMMC3_SDB_4BIT);
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]36
37 /* For power GPIO PI6 */
Stephen Warrenf27f4e82014-03-21 12:28:58 -0600[diff] [blame]38 pinmux_tristate_disable(PMUX_PINGRP_ATA);
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]39 /* For CD GPIO PI5 */
Stephen Warrenf27f4e82014-03-21 12:28:58 -0600[diff] [blame]40 pinmux_tristate_disable(PMUX_PINGRP_ATC);
Stephen Warrenf8eac0d2011-10-31 06:51:35 +0000[diff] [blame]41}
Tom Warren97bf58f2011-09-21 12:40:07 +0000[diff] [blame]42#endif
Simon Glass5d73a8d2012-02-27 10:52:50 +0000[diff] [blame]43
44void pin_mux_usb(void)
45{
Stephen Warrenf0231872016-09-15 12:19:39 -0600[diff] [blame]46 /* For USB0's GPIO PD0. For now, since we have no pinmux in fdt */
Stephen Warrenf27f4e82014-03-21 12:28:58 -0600[diff] [blame]47 pinmux_tristate_disable(PMUX_PINGRP_SLXK);
Stephen Warrenf0231872016-09-15 12:19:39 -0600[diff] [blame]48 /* For USB1's ULPI signals */
49 funcmux_select(PERIPH_ID_USB2, FUNCMUX_USB2_ULPI);
50 pinmux_set_func(PMUX_PINGRP_CDEV2, PMUX_FUNC_PLLP_OUT4);
51 pinmux_tristate_disable(PMUX_PINGRP_CDEV2);
52 /* USB1 PHY reset GPIO */
53 pinmux_tristate_disable(PMUX_PINGRP_UAC);
Simon Glass5d73a8d2012-02-27 10:52:50 +0000[diff] [blame]54}