blob: 9ab6825bb8fed3f5978c09ae9fd7a22231372944 [file] [log] [blame]
Tom Warrene1495582011-04-14 12:09:41 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <asm/io.h>
26#include <asm/arch/tegra2.h>
Simon Glassea160b12012-01-11 12:42:28 +000027#include <asm/arch/clock.h>
28#include <asm/arch/funcmux.h>
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000029#include <asm/arch/pinmux.h>
Thierry Redingf3685592011-11-17 00:10:23 +000030#include <asm/arch/mmc.h>
Tom Warren97bf58f2011-09-21 12:40:07 +000031#include <asm/gpio.h>
32#ifdef CONFIG_TEGRA2_MMC
33#include <mmc.h>
34#endif
Tom Warrene1495582011-04-14 12:09:41 +000035
Simon Glass704e60d2011-11-05 04:46:51 +000036/* TODO: Remove this code when the SPI switch is working */
37#ifndef CONFIG_SPI_UART_SWITCH
Tom Warrene1495582011-04-14 12:09:41 +000038/*
Stephen Warrenffac82e2011-10-31 06:51:37 +000039 * Routine: gpio_config_uart_seaboard
Tom Warrene1495582011-04-14 12:09:41 +000040 * Description: Force GPIO_PI3 low on Seaboard so UART4 works.
41 */
Stephen Warrenffac82e2011-10-31 06:51:37 +000042static void gpio_config_uart_seaboard(void)
Tom Warrene1495582011-04-14 12:09:41 +000043{
Tom Warrene1495582011-04-14 12:09:41 +000044 /* Enable UART via GPIO_PI3 (port 8, bit 3) so serial console works */
Stephen Warrenedc513f2011-10-06 12:52:22 +000045 gpio_request(GPIO_PI3, NULL);
46 gpio_direction_output(GPIO_PI3, 0);
Tom Warrene1495582011-04-14 12:09:41 +000047}
Tom Warren97bf58f2011-09-21 12:40:07 +000048
Stephen Warrenffac82e2011-10-31 06:51:37 +000049void gpio_config_uart(void)
50{
51 if (machine_is_ventana())
52 return;
53 gpio_config_uart_seaboard();
54}
Simon Glass704e60d2011-11-05 04:46:51 +000055#endif
Stephen Warrenffac82e2011-10-31 06:51:37 +000056
Tom Warren97bf58f2011-09-21 12:40:07 +000057#ifdef CONFIG_TEGRA2_MMC
58/*
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000059 * Routine: pin_mux_mmc
60 * Description: setup the pin muxes/tristate values for the SDMMC(s)
61 */
62static void pin_mux_mmc(void)
63{
Simon Glassea160b12012-01-11 12:42:28 +000064 funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
65 funcmux_select(PERIPH_ID_SDMMC3, FUNCMUX_SDMMC3_SDB_4BIT);
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000066
67 /* For power GPIO PI6 */
68 pinmux_tristate_disable(PINGRP_ATA);
69 /* For CD GPIO PI5 */
70 pinmux_tristate_disable(PINGRP_ATC);
71}
72
Tom Warren97bf58f2011-09-21 12:40:07 +000073/* this is a weak define that we are overriding */
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000074int board_mmc_init(bd_t *bd)
75{
76 debug("board_mmc_init called\n");
77
78 /* Enable muxes, etc. for SDMMC controllers */
79 pin_mux_mmc();
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000080
81 debug("board_mmc_init: init eMMC\n");
82 /* init dev 0, eMMC chip, with 4-bit bus */
83 /* The board has an 8-bit bus, but 8-bit doesn't work yet */
Stephen Warrenfba87542011-10-31 06:51:36 +000084 tegra2_mmc_init(0, 4, -1, -1);
Stephen Warrenf8eac0d2011-10-31 06:51:35 +000085
86 debug("board_mmc_init: init SD slot\n");
87 /* init dev 1, SD slot, with 4-bit bus */
Stephen Warrenfba87542011-10-31 06:51:36 +000088 tegra2_mmc_init(1, 4, GPIO_PI6, GPIO_PI5);
Tom Warren97bf58f2011-09-21 12:40:07 +000089
90 return 0;
91}
92#endif