blob: 6c9332e2bd9746f4dc3ad7cf626237795835f136 [file] [log] [blame]
Keerthy05d670e2021-04-23 11:27:33 -05001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * K3: AM64 SoC definitions, structures etc.
4 *
5 * (C) Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
6 */
7#ifndef __ASM_ARCH_AM64_HARDWARE_H
8#define __ASM_ARCH_AM64_HARDWARE_H
9
Andrew Davis990ec702022-10-07 14:22:05 -050010#define PADCFG_MMR1_BASE 0x000f0000
11#define MCU_PADCFG_MMR1_BASE 0x04080000
12#define WKUP_CTRL_MMR0_BASE 0x43000000
13#define MCU_CTRL_MMR0_BASE 0x04500000
Keerthy05d670e2021-04-23 11:27:33 -050014#define CTRL_MMR0_BASE 0x43000000
Keerthy05d670e2021-04-23 11:27:33 -050015
Andrew Davis990ec702022-10-07 14:22:05 -050016#define CTRLMMR_MAIN_DEVSTAT (CTRL_MMR0_BASE + 0x30)
Michael Liebertf19e3a62021-12-15 16:14:28 +010017
Keerthy05d670e2021-04-23 11:27:33 -050018#define MAIN_DEVSTAT_PRIMARY_BOOTMODE_MASK 0x00000078
19#define MAIN_DEVSTAT_PRIMARY_BOOTMODE_SHIFT 3
20
21#define MAIN_DEVSTAT_PRIMARY_BOOTMODE_CFG_MASK 0x00000380
22#define MAIN_DEVSTAT_PRIMARY_BOOTMODE_CFG_SHIFT 7
23
24#define MAIN_DEVSTAT_BACKUP_BOOTMODE_MASK 0x00001c00
25#define MAIN_DEVSTAT_BACKUP_BOOTMODE_SHIFT 10
26
27#define MAIN_DEVSTAT_BACKUP_BOOTMODE_CFG_MASK 0x00002000
28#define MAIN_DEVSTAT_BACKUP_BOOTMODE_CFG_SHIFT 13
29
30/* After the cfg mask and shifts have been applied */
31#define MAIN_DEVSTAT_PRIMARY_MMC_PORT_SHIFT 2
32#define MAIN_DEVSTAT_PRIMARY_MMC_PORT_MASK 0x04
33
Aswath Govindraju8a05c9a2021-06-04 22:00:32 +053034#define MAIN_DEVSTAT_PRIMARY_USB_MODE_SHIFT 1
35#define MAIN_DEVSTAT_PRIMARY_USB_MODE_MASK 0x02
36
37#define MAIN_DEVSTAT_BACKUP_USB_MODE_MASK 0x01
38
Dave Gerlachb27a9f22021-04-23 11:27:35 -050039#define ROM_ENTENDED_BOOT_DATA_INFO 0x701beb00
40
Aswath Govindraju832aed62021-06-04 22:00:38 +053041/* Use Last 2K as Scratch pad */
42#define TI_SRAM_SCRATCH_BOARD_EEPROM_START 0x7019f800
Lokesh Vutla01032a42021-05-06 16:44:49 +053043
Keerthy05d670e2021-04-23 11:27:33 -050044#endif /* __ASM_ARCH_DRA8_HARDWARE_H */