Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 93ea52651a39b682a026bcc6999ed3fd618949cd / . / include / configs / bf527-ezkit.h
blob: 44de44f8f5d13f82f983b44e3692ead51ee26615 [file] [log] [blame]
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]1/*
Bin Meng75574052016-02-05 19:30:11 -0800[diff] [blame]2 * U-Boot - Configuration file for BF537 STAMP board
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]3 */
4
5#ifndef __CONFIG_BF527_EZKIT_H__
6#define __CONFIG_BF527_EZKIT_H__
7
Mike Frysinger18a407c2009-04-24 17:22:40 -0400[diff] [blame]8#include <asm/config-pre.h>
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]9
10
11/*
12 * Processor Settings
13 */
Mike Frysinger5b0c1282010-12-23 14:58:37 -0500[diff] [blame]14#define CONFIG_BFIN_CPU bf527-0.0
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]15#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 25000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 21
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 4
40
41
42/*
43 * Memory Settings
44 */
45#define CONFIG_MEM_ADD_WDTH 10
46#define CONFIG_MEM_SIZE 64
47
48#define CONFIG_EBIU_SDRRC_VAL 0x03F6
49#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_3 | PASR_ALL | TRAS_6 | TRP_3 | TRCD_3 | TWR_2 | PSS)
50
51#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL)
52#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)
53#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)
54
55#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
56#define CONFIG_SYS_MALLOC_LEN (640 * 1024)
57
58
59/*
60 * NAND Settings
61 * (can't be used same time as ethernet)
62 */
63#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
Mike Frysinger93441392009-11-11 17:29:35 -0500[diff] [blame]64# define CONFIG_BFIN_NFC
65# define CONFIG_BFIN_NFC_BOOTROM_ECC
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]66#endif
67#ifdef CONFIG_BFIN_NFC
68#define CONFIG_BFIN_NFC_CTL_VAL 0x0033
69#define CONFIG_DRIVER_NAND_BFIN
70#define CONFIG_SYS_NAND_BASE 0 /* not actually used */
71#define CONFIG_SYS_MAX_NAND_DEVICE 1
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]72#endif
73
74
75/*
76 * Network Settings
77 */
78#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \
79 !defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC)
80#define ADI_CMDS_NETWORK 1
81#define CONFIG_BFIN_MAC
82#define CONFIG_RMII
83#define CONFIG_NETCONSOLE 1
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]84#endif
85#define CONFIG_HOSTNAME bf527-ezkit
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]86
87/*
88 * Flash Settings
89 */
90#define CONFIG_FLASH_CFI_DRIVER
91#define CONFIG_SYS_FLASH_BASE 0x20000000
92#define CONFIG_SYS_FLASH_CFI
93#define CONFIG_SYS_FLASH_PROTECTION
94#define CONFIG_SYS_MAX_FLASH_BANKS 1
95#define CONFIG_SYS_MAX_FLASH_SECT 259
96
97
98/*
99 * SPI Settings
100 */
101#define CONFIG_BFIN_SPI
102#define CONFIG_ENV_SPI_MAX_HZ 30000000
Mike Frysinger9a4406462009-06-14 22:29:35 -0400[diff] [blame]103#define CONFIG_SF_DEFAULT_SPEED 30000000
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]104
105
106/*
107 * Env Storage Settings
108 */
109#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
110#define CONFIG_ENV_IS_IN_SPI_FLASH
Mike Frysinger470ff862009-05-05 01:35:41 -0400[diff] [blame]111#define CONFIG_ENV_OFFSET 0x10000
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]112#define CONFIG_ENV_SIZE 0x2000
Mike Frysinger470ff862009-05-05 01:35:41 -0400[diff] [blame]113#define CONFIG_ENV_SECT_SIZE 0x10000
Mike Frysinger93441392009-11-11 17:29:35 -0500[diff] [blame]114#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
115#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
116#define CONFIG_ENV_IS_IN_NAND
117#define CONFIG_ENV_OFFSET 0x40000
118#define CONFIG_ENV_SIZE 0x20000
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]119#else
120#define CONFIG_ENV_IS_IN_FLASH
121#define CONFIG_ENV_OFFSET 0x4000
122#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
123#define CONFIG_ENV_SIZE 0x2000
124#define CONFIG_ENV_SECT_SIZE 0x2000
Mike Frysinger45b57bd2009-07-21 22:17:36 -0400[diff] [blame]125#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Mike Frysinger93441392009-11-11 17:29:35 -0500[diff] [blame]126#endif
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]127
128
129/*
130 * I2C Settings
131 */
Scott Jiang80d27fa2014-11-13 15:30:55 +0800[diff] [blame]132#define CONFIG_SYS_I2C
Scott Jiang655761e2014-11-13 15:30:53 +0800[diff] [blame]133#define CONFIG_SYS_I2C_ADI
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]134
135
136/*
137 * USB Settings
138 */
139#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__)
140#define CONFIG_USB
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +0200[diff] [blame]141#define CONFIG_USB_MUSB_HCD
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]142#define CONFIG_USB_BLACKFIN
143#define CONFIG_USB_STORAGE
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +0200[diff] [blame]144#define CONFIG_USB_MUSB_TIMEOUT 100000
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]145#endif
146
Sonic Zhangae26b402013-02-20 18:05:16 +0800[diff] [blame]147/* Don't waste time transferring a logo over the UART */
148#if (CONFIG_BFIN_BOOT_MODE != BFIN_BOOT_UART)
149/*# define CONFIG_VIDEO*/
150#endif
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]151
152/*
Michael Henneriche9621622009-12-10 09:19:21 +0000[diff] [blame]153 * Video Settings
154 */
Sonic Zhangae26b402013-02-20 18:05:16 +0800[diff] [blame]155#ifdef CONFIG_VIDEO
Wolfgang Denkdc25d152010-10-04 19:58:00 +0200[diff] [blame]156#ifdef CONFIG_BF527_EZKIT_REV_2_1
Michael Henneriche9621622009-12-10 09:19:21 +0000[diff] [blame]157# define CONFIG_LQ035Q1_SPI_BUS 0
158# define CONFIG_LQ035Q1_SPI_CS 7
Mike Frysinger05015c02012-02-03 20:44:54 -0500[diff] [blame]159# define CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
160#else
161# define CONFIG_LQ035Q1_USE_RGB888_8_BIT_PPI
162#endif
163
164#ifdef CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
165# define EASYLOGO_HEADER <asm/bfin_logo_rgb565_230x230_lzma.h>
166#else
167# define EASYLOGO_HEADER <asm/bfin_logo_230x230_lzma.h>
Michael Henneriche9621622009-12-10 09:19:21 +0000[diff] [blame]168#endif
Sonic Zhangae26b402013-02-20 18:05:16 +0800[diff] [blame]169#endif /* CONFIG_VIDEO */
Michael Henneriche9621622009-12-10 09:19:21 +0000[diff] [blame]170
171/*
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]172 * Misc Settings
173 */
174#define CONFIG_MISC_INIT_R
175#define CONFIG_RTC_BFIN
176#define CONFIG_UART_CONSOLE 1
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]177
178/*
179 * Pull in common ADI header for remaining command/environment setup
180 */
181#include <configs/bfin_adi_common.h>
182
Mike Frysinger3cced462008-10-12 20:59:12 -0400[diff] [blame]183#endif