Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8f055afb64c515877346ab2091cc485c31b0cd88 / . / arch / arm / mach-tegra / tegra124 / pinmux.c
blob: 261ce64b205ed90652bf425ada9ffabfec9bd6fc [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]2/*
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]3 * Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved.
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]4 */
5
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]6#include <common.h>
7#include <asm/io.h>
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]8#include <asm/arch/pinmux.h>
9
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]10#define PIN(pin, f0, f1, f2, f3) \
11 { \
12 .funcs = { \
13 PMUX_FUNC_##f0, \
14 PMUX_FUNC_##f1, \
15 PMUX_FUNC_##f2, \
16 PMUX_FUNC_##f3, \
17 }, \
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]18 }
19
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]20#define PIN_RESERVED {}
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]21
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]22static const struct pmux_pingrp_desc tegra124_pingroups[] = {
23 /* pin, f0, f1, f2, f3 */
24 /* Offset 0x3000 */
25 PIN(ULPI_DATA0_PO1, SPI3, HSI, UARTA, ULPI),
26 PIN(ULPI_DATA1_PO2, SPI3, HSI, UARTA, ULPI),
27 PIN(ULPI_DATA2_PO3, SPI3, HSI, UARTA, ULPI),
28 PIN(ULPI_DATA3_PO4, SPI3, HSI, UARTA, ULPI),
29 PIN(ULPI_DATA4_PO5, SPI2, HSI, UARTA, ULPI),
30 PIN(ULPI_DATA5_PO6, SPI2, HSI, UARTA, ULPI),
31 PIN(ULPI_DATA6_PO7, SPI2, HSI, UARTA, ULPI),
32 PIN(ULPI_DATA7_PO0, SPI2, HSI, UARTA, ULPI),
33 PIN(ULPI_CLK_PY0, SPI1, SPI5, UARTD, ULPI),
34 PIN(ULPI_DIR_PY1, SPI1, SPI5, UARTD, ULPI),
35 PIN(ULPI_NXT_PY2, SPI1, SPI5, UARTD, ULPI),
36 PIN(ULPI_STP_PY3, SPI1, SPI5, UARTD, ULPI),
37 PIN(DAP3_FS_PP0, I2S2, SPI5, DISPLAYA, DISPLAYB),
38 PIN(DAP3_DIN_PP1, I2S2, SPI5, DISPLAYA, DISPLAYB),
39 PIN(DAP3_DOUT_PP2, I2S2, SPI5, DISPLAYA, RSVD4),
40 PIN(DAP3_SCLK_PP3, I2S2, SPI5, RSVD3, DISPLAYB),
41 PIN(PV0, RSVD1, RSVD2, RSVD3, RSVD4),
42 PIN(PV1, RSVD1, RSVD2, RSVD3, RSVD4),
43 PIN(SDMMC1_CLK_PZ0, SDMMC1, CLK12, RSVD3, RSVD4),
44 PIN(SDMMC1_CMD_PZ1, SDMMC1, SPDIF, SPI4, UARTA),
45 PIN(SDMMC1_DAT3_PY4, SDMMC1, SPDIF, SPI4, UARTA),
46 PIN(SDMMC1_DAT2_PY5, SDMMC1, PWM0, SPI4, UARTA),
47 PIN(SDMMC1_DAT1_PY6, SDMMC1, PWM1, SPI4, UARTA),
48 PIN(SDMMC1_DAT0_PY7, SDMMC1, RSVD2, SPI4, UARTA),
49 PIN_RESERVED,
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]50 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]51 /* Offset 0x3068 */
52 PIN(CLK2_OUT_PW5, EXTPERIPH2, RSVD2, RSVD3, RSVD4),
53 PIN(CLK2_REQ_PCC5, DAP, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]54 PIN_RESERVED,
55 PIN_RESERVED,
56 PIN_RESERVED,
57 PIN_RESERVED,
58 PIN_RESERVED,
59 PIN_RESERVED,
60 PIN_RESERVED,
61 PIN_RESERVED,
62 PIN_RESERVED,
63 PIN_RESERVED,
64 PIN_RESERVED,
65 PIN_RESERVED,
66 PIN_RESERVED,
67 PIN_RESERVED,
68 PIN_RESERVED,
69 PIN_RESERVED,
70 PIN_RESERVED,
71 PIN_RESERVED,
72 PIN_RESERVED,
73 PIN_RESERVED,
74 PIN_RESERVED,
75 PIN_RESERVED,
76 PIN_RESERVED,
77 PIN_RESERVED,
78 PIN_RESERVED,
79 PIN_RESERVED,
80 PIN_RESERVED,
81 PIN_RESERVED,
82 PIN_RESERVED,
83 PIN_RESERVED,
84 PIN_RESERVED,
85 PIN_RESERVED,
86 PIN_RESERVED,
87 PIN_RESERVED,
88 PIN_RESERVED,
89 PIN_RESERVED,
90 PIN_RESERVED,
91 PIN_RESERVED,
92 PIN_RESERVED,
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]93 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]94 /* Offset 0x3110 */
95 PIN(HDMI_INT_PN7, RSVD1, RSVD2, RSVD3, RSVD4),
96 PIN(DDC_SCL_PV4, I2C4, RSVD2, RSVD3, RSVD4),
97 PIN(DDC_SDA_PV5, I2C4, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]98 PIN_RESERVED,
99 PIN_RESERVED,
100 PIN_RESERVED,
101 PIN_RESERVED,
102 PIN_RESERVED,
103 PIN_RESERVED,
104 PIN_RESERVED,
105 PIN_RESERVED,
106 PIN_RESERVED,
107 PIN_RESERVED,
108 PIN_RESERVED,
109 PIN_RESERVED,
110 PIN_RESERVED,
111 PIN_RESERVED,
112 PIN_RESERVED,
113 PIN_RESERVED,
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]114 PIN_RESERVED,
115 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]116 /* Offset 0x3164 */
117 PIN(UART2_RXD_PC3, IRDA, SPDIF, UARTA, SPI4),
118 PIN(UART2_TXD_PC2, IRDA, SPDIF, UARTA, SPI4),
119 PIN(UART2_RTS_N_PJ6, UARTA, UARTB, GMI, SPI4),
120 PIN(UART2_CTS_N_PJ5, UARTA, UARTB, GMI, SPI4),
121 PIN(UART3_TXD_PW6, UARTC, RSVD2, GMI, SPI4),
122 PIN(UART3_RXD_PW7, UARTC, RSVD2, GMI, SPI4),
123 PIN(UART3_CTS_N_PA1, UARTC, SDMMC1, DTV, GMI),
124 PIN(UART3_RTS_N_PC0, UARTC, PWM0, DTV, GMI),
125 PIN(PU0, OWR, UARTA, GMI, RSVD4),
126 PIN(PU1, RSVD1, UARTA, GMI, RSVD4),
127 PIN(PU2, RSVD1, UARTA, GMI, RSVD4),
128 PIN(PU3, PWM0, UARTA, GMI, DISPLAYB),
129 PIN(PU4, PWM1, UARTA, GMI, DISPLAYB),
130 PIN(PU5, PWM2, UARTA, GMI, DISPLAYB),
131 PIN(PU6, PWM3, UARTA, RSVD3, GMI),
132 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
133 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
134 PIN(DAP4_FS_PP4, I2S3, GMI, DTV, RSVD4),
135 PIN(DAP4_DIN_PP5, I2S3, GMI, RSVD3, RSVD4),
136 PIN(DAP4_DOUT_PP6, I2S3, GMI, DTV, RSVD4),
137 PIN(DAP4_SCLK_PP7, I2S3, GMI, RSVD3, RSVD4),
138 PIN(CLK3_OUT_PEE0, EXTPERIPH3, RSVD2, RSVD3, RSVD4),
139 PIN(CLK3_REQ_PEE1, DEV3, RSVD2, RSVD3, RSVD4),
140 PIN(PC7, RSVD1, RSVD2, GMI, GMI_ALT),
141 PIN(PI5, SDMMC2, RSVD2, GMI, RSVD4),
142 PIN(PI7, RSVD1, TRACE, GMI, DTV),
143 PIN(PK0, RSVD1, SDMMC3, GMI, SOC),
144 PIN(PK1, SDMMC2, TRACE, GMI, RSVD4),
145 PIN(PJ0, RSVD1, RSVD2, GMI, USB),
146 PIN(PJ2, RSVD1, RSVD2, GMI, SOC),
147 PIN(PK3, SDMMC2, TRACE, GMI, CCLA),
148 PIN(PK4, SDMMC2, RSVD2, GMI, GMI_ALT),
149 PIN(PK2, RSVD1, RSVD2, GMI, RSVD4),
150 PIN(PI3, RSVD1, RSVD2, GMI, SPI4),
151 PIN(PI6, RSVD1, RSVD2, GMI, SDMMC2),
152 PIN(PG0, RSVD1, RSVD2, GMI, RSVD4),
153 PIN(PG1, RSVD1, RSVD2, GMI, RSVD4),
154 PIN(PG2, RSVD1, TRACE, GMI, RSVD4),
155 PIN(PG3, RSVD1, TRACE, GMI, RSVD4),
156 PIN(PG4, RSVD1, TMDS, GMI, SPI4),
157 PIN(PG5, RSVD1, RSVD2, GMI, SPI4),
158 PIN(PG6, RSVD1, RSVD2, GMI, SPI4),
159 PIN(PG7, RSVD1, RSVD2, GMI, SPI4),
160 PIN(PH0, PWM0, TRACE, GMI, DTV),
161 PIN(PH1, PWM1, TMDS, GMI, DISPLAYA),
162 PIN(PH2, PWM2, TMDS, GMI, CLDVFS),
163 PIN(PH3, PWM3, SPI4, GMI, CLDVFS),
164 PIN(PH4, SDMMC2, RSVD2, GMI, RSVD4),
165 PIN(PH5, SDMMC2, RSVD2, GMI, RSVD4),
166 PIN(PH6, SDMMC2, TRACE, GMI, DTV),
167 PIN(PH7, SDMMC2, TRACE, GMI, DTV),
168 PIN(PJ7, UARTD, RSVD2, GMI, GMI_ALT),
169 PIN(PB0, UARTD, RSVD2, GMI, RSVD4),
170 PIN(PB1, UARTD, RSVD2, GMI, RSVD4),
171 PIN(PK7, UARTD, RSVD2, GMI, RSVD4),
172 PIN(PI0, RSVD1, RSVD2, GMI, RSVD4),
173 PIN(PI1, RSVD1, RSVD2, GMI, RSVD4),
174 PIN(PI2, SDMMC2, TRACE, GMI, RSVD4),
175 PIN(PI4, SPI4, TRACE, GMI, DISPLAYA),
176 PIN(GEN2_I2C_SCL_PT5, I2C2, RSVD2, GMI, RSVD4),
177 PIN(GEN2_I2C_SDA_PT6, I2C2, RSVD2, GMI, RSVD4),
178 PIN(SDMMC4_CLK_PCC4, SDMMC4, RSVD2, GMI, RSVD4),
179 PIN(SDMMC4_CMD_PT7, SDMMC4, RSVD2, GMI, RSVD4),
180 PIN(SDMMC4_DAT0_PAA0, SDMMC4, SPI3, GMI, RSVD4),
181 PIN(SDMMC4_DAT1_PAA1, SDMMC4, SPI3, GMI, RSVD4),
182 PIN(SDMMC4_DAT2_PAA2, SDMMC4, SPI3, GMI, RSVD4),
183 PIN(SDMMC4_DAT3_PAA3, SDMMC4, SPI3, GMI, RSVD4),
184 PIN(SDMMC4_DAT4_PAA4, SDMMC4, SPI3, GMI, RSVD4),
185 PIN(SDMMC4_DAT5_PAA5, SDMMC4, SPI3, RSVD3, RSVD4),
186 PIN(SDMMC4_DAT6_PAA6, SDMMC4, SPI3, GMI, RSVD4),
187 PIN(SDMMC4_DAT7_PAA7, SDMMC4, RSVD2, GMI, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]188 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]189 /* Offset 0x3284 */
190 PIN(CAM_MCLK_PCC0, VI, VI_ALT1, VI_ALT3, SDMMC2),
191 PIN(PCC1, I2S4, RSVD2, RSVD3, SDMMC2),
192 PIN(PBB0, VGP6, VIMCLK2, SDMMC2, VIMCLK2_ALT),
193 PIN(CAM_I2C_SCL_PBB1, VGP1, I2C3, RSVD3, SDMMC2),
194 PIN(CAM_I2C_SDA_PBB2, VGP2, I2C3, RSVD3, SDMMC2),
195 PIN(PBB3, VGP3, DISPLAYA, DISPLAYB, SDMMC2),
196 PIN(PBB4, VGP4, DISPLAYA, DISPLAYB, SDMMC2),
197 PIN(PBB5, VGP5, DISPLAYA, RSVD3, SDMMC2),
198 PIN(PBB6, I2S4, RSVD2, DISPLAYB, SDMMC2),
199 PIN(PBB7, I2S4, RSVD2, RSVD3, SDMMC2),
200 PIN(PCC2, I2S4, RSVD2, SDMMC3, SDMMC2),
201 PIN(JTAG_RTCK, RTCK, RSVD2, RSVD3, RSVD4),
202 PIN(PWR_I2C_SCL_PZ6, I2CPWR, RSVD2, RSVD3, RSVD4),
203 PIN(PWR_I2C_SDA_PZ7, I2CPWR, RSVD2, RSVD3, RSVD4),
204 PIN(KB_ROW0_PR0, KBC, RSVD2, RSVD3, RSVD4),
205 PIN(KB_ROW1_PR1, KBC, RSVD2, RSVD3, RSVD4),
206 PIN(KB_ROW2_PR2, KBC, RSVD2, RSVD3, RSVD4),
207 PIN(KB_ROW3_PR3, KBC, DISPLAYA, SYS, DISPLAYB),
208 PIN(KB_ROW4_PR4, KBC, DISPLAYA, RSVD3, DISPLAYB),
209 PIN(KB_ROW5_PR5, KBC, DISPLAYA, RSVD3, DISPLAYB),
210 PIN(KB_ROW6_PR6, KBC, DISPLAYA, DISPLAYA_ALT, DISPLAYB),
211 PIN(KB_ROW7_PR7, KBC, RSVD2, CLDVFS, UARTA),
212 PIN(KB_ROW8_PS0, KBC, RSVD2, CLDVFS, UARTA),
213 PIN(KB_ROW9_PS1, KBC, RSVD2, RSVD3, UARTA),
214 PIN(KB_ROW10_PS2, KBC, RSVD2, RSVD3, UARTA),
215 PIN(KB_ROW11_PS3, KBC, RSVD2, RSVD3, IRDA),
216 PIN(KB_ROW12_PS4, KBC, RSVD2, RSVD3, IRDA),
217 PIN(KB_ROW13_PS5, KBC, RSVD2, SPI2, RSVD4),
218 PIN(KB_ROW14_PS6, KBC, RSVD2, SPI2, RSVD4),
219 PIN(KB_ROW15_PS7, KBC, SOC, RSVD3, RSVD4),
220 PIN(KB_COL0_PQ0, KBC, RSVD2, SPI2, RSVD4),
221 PIN(KB_COL1_PQ1, KBC, RSVD2, SPI2, RSVD4),
222 PIN(KB_COL2_PQ2, KBC, RSVD2, SPI2, RSVD4),
223 PIN(KB_COL3_PQ3, KBC, DISPLAYA, PWM2, UARTA),
224 PIN(KB_COL4_PQ4, KBC, OWR, SDMMC3, UARTA),
225 PIN(KB_COL5_PQ5, KBC, RSVD2, SDMMC3, RSVD4),
226 PIN(KB_COL6_PQ6, KBC, RSVD2, SPI2, UARTD),
227 PIN(KB_COL7_PQ7, KBC, RSVD2, SPI2, UARTD),
228 PIN(CLK_32K_OUT_PA0, BLINK, SOC, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]229 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]230 /* Offset 0x3324 */
231 PIN(CORE_PWR_REQ, PWRON, RSVD2, RSVD3, RSVD4),
232 PIN(CPU_PWR_REQ, CPU, RSVD2, RSVD3, RSVD4),
233 PIN(PWR_INT_N, PMI, RSVD2, RSVD3, RSVD4),
234 PIN(CLK_32K_IN, CLK, RSVD2, RSVD3, RSVD4),
235 PIN(OWR, OWR, RSVD2, RSVD3, RSVD4),
236 PIN(DAP1_FS_PN0, I2S0, HDA, GMI, RSVD4),
237 PIN(DAP1_DIN_PN1, I2S0, HDA, GMI, RSVD4),
238 PIN(DAP1_DOUT_PN2, I2S0, HDA, GMI, SATA),
239 PIN(DAP1_SCLK_PN3, I2S0, HDA, GMI, RSVD4),
240 PIN(DAP_MCLK1_REQ_PEE2, DAP, DAP1, SATA, RSVD4),
241 PIN(DAP_MCLK1_PW4, EXTPERIPH1, DAP2, RSVD3, RSVD4),
242 PIN(SPDIF_IN_PK6, SPDIF, RSVD2, RSVD3, I2C3),
243 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, RSVD3, I2C3),
244 PIN(DAP2_FS_PA2, I2S1, HDA, GMI, RSVD4),
245 PIN(DAP2_DIN_PA4, I2S1, HDA, GMI, RSVD4),
246 PIN(DAP2_DOUT_PA5, I2S1, HDA, GMI, RSVD4),
247 PIN(DAP2_SCLK_PA3, I2S1, HDA, GMI, RSVD4),
248 PIN(DVFS_PWM_PX0, SPI6, CLDVFS, GMI, RSVD4),
249 PIN(GPIO_X1_AUD_PX1, SPI6, RSVD2, GMI, RSVD4),
250 PIN(GPIO_X3_AUD_PX3, SPI6, SPI1, GMI, RSVD4),
251 PIN(DVFS_CLK_PX2, SPI6, CLDVFS, GMI, RSVD4),
252 PIN(GPIO_X4_AUD_PX4, GMI, SPI1, SPI2, DAP2),
253 PIN(GPIO_X5_AUD_PX5, GMI, SPI1, SPI2, RSVD4),
254 PIN(GPIO_X6_AUD_PX6, SPI6, SPI1, SPI2, GMI),
255 PIN(GPIO_X7_AUD_PX7, RSVD1, SPI1, SPI2, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]256 PIN_RESERVED,
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]257 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]258 /* Offset 0x3390 */
259 PIN(SDMMC3_CLK_PA6, SDMMC3, RSVD2, RSVD3, SPI3),
260 PIN(SDMMC3_CMD_PA7, SDMMC3, PWM3, UARTA, SPI3),
261 PIN(SDMMC3_DAT0_PB7, SDMMC3, RSVD2, RSVD3, SPI3),
262 PIN(SDMMC3_DAT1_PB6, SDMMC3, PWM2, UARTA, SPI3),
263 PIN(SDMMC3_DAT2_PB5, SDMMC3, PWM1, DISPLAYA, SPI3),
264 PIN(SDMMC3_DAT3_PB4, SDMMC3, PWM0, DISPLAYB, SPI3),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]265 PIN_RESERVED,
266 PIN_RESERVED,
267 PIN_RESERVED,
268 PIN_RESERVED,
269 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]270 /* Offset 0x33bc */
271 PIN(PEX_L0_RST_N_PDD1, PE0, RSVD2, RSVD3, RSVD4),
272 PIN(PEX_L0_CLKREQ_N_PDD2, PE0, RSVD2, RSVD3, RSVD4),
273 PIN(PEX_WAKE_N_PDD3, PE, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]274 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]275 /* Offset 0x33cc */
276 PIN(PEX_L1_RST_N_PDD5, PE1, RSVD2, RSVD3, RSVD4),
277 PIN(PEX_L1_CLKREQ_N_PDD6, PE1, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]278 PIN_RESERVED,
279 PIN_RESERVED,
280 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]281 /* Offset 0x33e0 */
282 PIN(HDMI_CEC_PEE3, CEC, RSVD2, RSVD3, RSVD4),
283 PIN(SDMMC1_WP_N_PV3, SDMMC1, CLK12, SPI4, UARTA),
284 PIN(SDMMC3_CD_N_PV2, SDMMC3, OWR, RSVD3, RSVD4),
285 PIN(GPIO_W2_AUD_PW2, SPI6, RSVD2, SPI2, I2C1),
286 PIN(GPIO_W3_AUD_PW3, SPI6, SPI1, SPI2, I2C1),
287 PIN(USB_VBUS_EN0_PN4, USB, RSVD2, RSVD3, RSVD4),
288 PIN(USB_VBUS_EN1_PN5, USB, RSVD2, RSVD3, RSVD4),
289 PIN(SDMMC3_CLK_LB_IN_PEE5, SDMMC3, RSVD2, RSVD3, RSVD4),
290 PIN(SDMMC3_CLK_LB_OUT_PEE4, SDMMC3, RSVD2, RSVD3, RSVD4),
291 PIN(GMI_CLK_LB, SDMMC2, RSVD2, GMI, RSVD4),
292 PIN(RESET_OUT_N, RSVD1, RSVD2, RSVD3, RESET_OUT_N),
293 PIN(KB_ROW16_PT0, KBC, RSVD2, RSVD3, UARTC),
294 PIN(KB_ROW17_PT1, KBC, RSVD2, RSVD3, UARTC),
295 PIN(USB_VBUS_EN2_PFF1, USB, RSVD2, RSVD3, RSVD4),
296 PIN(PFF2, SATA, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]297 PIN_RESERVED,
298 PIN_RESERVED,
299 PIN_RESERVED,
Stephen Warren6685f042014-03-21 12:29:01 -0600[diff] [blame]300 PIN_RESERVED,
301 PIN_RESERVED,
302 /* Offset 0x3430 */
303 PIN(DP_HPD_PFF0, DP, RSVD2, RSVD3, RSVD4),
Tom Warren8981bff2014-01-24 12:46:15 -0700[diff] [blame]304};
Stephen Warrenf4df6052014-03-21 12:28:56 -0600[diff] [blame]305const struct pmux_pingrp_desc *tegra_soc_pingroups = tegra124_pingroups;
Stephen Warrend937fb52015-03-25 12:04:37 -0600[diff] [blame]306
307#define MIPIPADCTRL_GRP(grp, f0, f1) \
308 { \
309 .funcs = { \
310 PMUX_FUNC_##f0, \
311 PMUX_FUNC_##f1, \
312 }, \
313 }
314
315#define MIPIPADCTRL_RESERVED {}
316
317static const struct pmux_mipipadctrlgrp_desc tegra124_mipipadctrl_groups[] = {
318 /* pin, f0, f1 */
319 /* Offset 0x820 */
320 MIPIPADCTRL_GRP(DSI_B, CSI, DSI_B),
321};
322const struct pmux_mipipadctrlgrp_desc *tegra_soc_mipipadctrl_groups = tegra124_mipipadctrl_groups;