blob: b36cbb967933a04c66b5d97c8ae1e90d99ea7963 [file] [log] [blame]
SARTRE Leodce71762013-06-03 23:30:36 +00001/*
2 *
3 * Congatec Conga-QEVAl board configuration file.
4 *
5 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
6 * Based on Freescale i.MX6Q Sabre Lite board configuration file.
7 * Copyright (C) 2013, Adeneo Embedded <www.adeneo-embedded.com>
8 * Leo Sartre, <lsartre@adeneo-embedded.com>
9 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +020010 * SPDX-License-Identifier: GPL-2.0+
SARTRE Leodce71762013-06-03 23:30:36 +000011 */
12
13#ifndef __CONFIG_CGTQMX6EVAL_H
14#define __CONFIG_CGTQMX6EVAL_H
15
SARTRE Leodce71762013-06-03 23:30:36 +000016#include "mx6_common.h"
17
SARTRE Leodce71762013-06-03 23:30:36 +000018#define CONFIG_MACH_TYPE 4122
19
Otavio Salvadore186b182015-11-19 19:02:36 -020020#ifdef CONFIG_SPL
Otavio Salvadore186b182015-11-19 19:02:36 -020021#define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
22#define CONFIG_SPL_SPI_LOAD
23#include "imx6_spl.h"
24#endif
25
SARTRE Leodce71762013-06-03 23:30:36 +000026/* Size of malloc() pool */
27#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
28
SARTRE Leodce71762013-06-03 23:30:36 +000029#define CONFIG_MISC_INIT_R
SARTRE Leodce71762013-06-03 23:30:36 +000030
31#define CONFIG_MXC_UART
32#define CONFIG_MXC_UART_BASE UART2_BASE
33
34/* MMC Configs */
SARTRE Leodce71762013-06-03 23:30:36 +000035#define CONFIG_SYS_FSL_ESDHC_ADDR 0
36
Otavio Salvadorf594b552015-11-19 19:02:33 -020037/* SPI NOR */
Otavio Salvadorf594b552015-11-19 19:02:33 -020038#define CONFIG_SPI_FLASH
39#define CONFIG_SPI_FLASH_STMICRO
40#define CONFIG_SPI_FLASH_SST
41#define CONFIG_MXC_SPI
42#define CONFIG_SF_DEFAULT_BUS 0
43#define CONFIG_SF_DEFAULT_SPEED 20000000
44#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
45
Otavio Salvador38881002015-07-23 11:02:27 -030046/* Thermal support */
Adrian Alonsoce08c362015-09-02 13:54:13 -050047#define CONFIG_IMX_THERMAL
Otavio Salvador38881002015-07-23 11:02:27 -030048
Otavio Salvador0378d632015-07-23 11:02:28 -030049/* I2C Configs */
Otavio Salvador0378d632015-07-23 11:02:28 -030050#define CONFIG_SYS_I2C
51#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020052#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
53#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Otavio Salvador0378d632015-07-23 11:02:28 -030054#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
55#define CONFIG_SYS_I2C_SPEED 100000
56
57/* PMIC */
58#define CONFIG_POWER
59#define CONFIG_POWER_I2C
60#define CONFIG_POWER_PFUZE100
61#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
62
Otavio Salvadorc8762d02015-07-23 11:02:29 -030063/* USB Configs */
Otavio Salvadorc8762d02015-07-23 11:02:29 -030064#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
65#define CONFIG_USB_HOST_ETHER
66#define CONFIG_USB_ETHER_ASIX
67#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
68#define CONFIG_MXC_USB_FLAGS 0
69#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
Otavio Salvadorc8762d02015-07-23 11:02:29 -030070#define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
71
Otavio Salvadoredd28992015-09-17 15:13:20 -030072#define CONFIG_USBD_HS
Otavio Salvadoredd28992015-09-17 15:13:20 -030073
Otavio Salvadoredd28992015-09-17 15:13:20 -030074#define CONFIG_USB_FUNCTION_MASS_STORAGE
Otavio Salvadoredd28992015-09-17 15:13:20 -030075
Otavio Salvadorf62abc42015-11-19 19:02:35 -020076#define CONFIG_USB_FUNCTION_FASTBOOT
77#define CONFIG_CMD_FASTBOOT
78#define CONFIG_ANDROID_BOOT_IMAGE
79#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
80#define CONFIG_FASTBOOT_BUF_SIZE 0x07000000
81
Otavio Salvador6c46cd12015-07-23 11:02:30 -030082/* Framebuffer */
Otavio Salvador6c46cd12015-07-23 11:02:30 -030083#define CONFIG_VIDEO_IPUV3
Otavio Salvador6c46cd12015-07-23 11:02:30 -030084#define CONFIG_VIDEO_BMP_RLE8
85#define CONFIG_SPLASH_SCREEN
86#define CONFIG_SPLASH_SCREEN_ALIGN
87#define CONFIG_BMP_16BPP
88#define CONFIG_VIDEO_LOGO
89#define CONFIG_VIDEO_BMP_LOGO
90#ifdef CONFIG_MX6DL
91#define CONFIG_IPUV3_CLK 198000000
92#else
93#define CONFIG_IPUV3_CLK 264000000
94#endif
95#define CONFIG_IMX_HDMI
96
Otavio Salvadordf82d002015-07-23 11:02:31 -030097/* SATA */
Otavio Salvadordf82d002015-07-23 11:02:31 -030098#define CONFIG_DWC_AHSATA
99#define CONFIG_SYS_SATA_MAX_DEVICE 1
100#define CONFIG_DWC_AHSATA_PORT_ID 0
101#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
102#define CONFIG_LBA48
103#define CONFIG_LIBATA
104
Otavio Salvadore6b47822015-07-28 20:24:41 -0300105/* Ethernet */
Otavio Salvadore6b47822015-07-28 20:24:41 -0300106#define CONFIG_FEC_MXC
107#define CONFIG_MII
108#define IMX_FEC_BASE ENET_BASE_ADDR
109#define CONFIG_FEC_XCV_TYPE RGMII
110#define CONFIG_ETHPRIME "FEC"
111#define CONFIG_FEC_MXC_PHYADDR 6
112#define CONFIG_PHYLIB
113#define CONFIG_PHY_ATHEROS
114
Otavio Salvador4ac01402015-07-23 11:02:33 -0300115/* Command definition */
116
117#define CONFIG_MXC_UART_BASE UART2_BASE
Simon Glass4694a742016-10-17 20:12:39 -0600118#define CONSOLE_DEV "ttymxc1"
Otavio Salvador4ac01402015-07-23 11:02:33 -0300119#define CONFIG_MMCROOT "/dev/mmcblk0p2"
120#define CONFIG_SYS_MMC_ENV_DEV 0
SARTRE Leodce71762013-06-03 23:30:36 +0000121
Otavio Salvadore186b182015-11-19 19:02:36 -0200122#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
SARTRE Leodce71762013-06-03 23:30:36 +0000123#define CONFIG_EXTRA_ENV_SETTINGS \
124 "script=boot.scr\0" \
Otavio Salvador43465d92014-01-16 19:57:56 -0200125 "image=zImage\0" \
Otavio Salvadore186b182015-11-19 19:02:36 -0200126 "fdtfile=undefined\0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300127 "fdt_addr_r=0x18000000\0" \
SARTRE Leodce71762013-06-03 23:30:36 +0000128 "boot_fdt=try\0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300129 "ip_dyn=yes\0" \
Simon Glass4694a742016-10-17 20:12:39 -0600130 "console=" CONSOLE_DEV "\0" \
Otavio Salvadorc102b9e2015-11-19 19:02:38 -0200131 "dfuspi=dfu 0 sf 0:0:10000000:0\0" \
132 "dfu_alt_info_spl=spl raw 0x400\0" \
133 "dfu_alt_info_img=u-boot raw 0x10000\0" \
134 "dfu_alt_info=spl raw 0x400\0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300135 "bootm_size=0x10000000\0" \
136 "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
SARTRE Leodce71762013-06-03 23:30:36 +0000137 "mmcpart=1\0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300138 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
139 "update_sd_firmware=" \
140 "if test ${ip_dyn} = yes; then " \
141 "setenv get_cmd dhcp; " \
142 "else " \
143 "setenv get_cmd tftp; " \
144 "fi; " \
145 "if mmc dev ${mmcdev}; then " \
146 "if ${get_cmd} ${update_sd_firmware_filename}; then " \
147 "setexpr fw_sz ${filesize} / 0x200; " \
148 "setexpr fw_sz ${fw_sz} + 1; " \
149 "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
150 "fi; " \
151 "fi\0" \
SARTRE Leodce71762013-06-03 23:30:36 +0000152 "mmcargs=setenv bootargs console=${console},${baudrate} " \
153 "root=${mmcroot}\0" \
154 "loadbootscript=" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300155 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
SARTRE Leodce71762013-06-03 23:30:36 +0000156 "bootscript=echo Running bootscript from mmc ...; " \
157 "source\0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300158 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
159 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr_r} ${fdtfile}\0" \
SARTRE Leodce71762013-06-03 23:30:36 +0000160 "mmcboot=echo Booting from mmc ...; " \
161 "run mmcargs; " \
162 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
163 "if run loadfdt; then " \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300164 "bootz ${loadaddr} - ${fdt_addr_r}; " \
SARTRE Leodce71762013-06-03 23:30:36 +0000165 "else " \
166 "if test ${boot_fdt} = try; then " \
Otavio Salvador43465d92014-01-16 19:57:56 -0200167 "bootz; " \
SARTRE Leodce71762013-06-03 23:30:36 +0000168 "else " \
169 "echo WARN: Cannot load the DT; " \
170 "fi; " \
171 "fi; " \
172 "else " \
Otavio Salvador43465d92014-01-16 19:57:56 -0200173 "bootz; " \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300174 "fi;\0" \
Otavio Salvadore186b182015-11-19 19:02:36 -0200175 "findfdt="\
176 "if test $board_rev = MX6Q ; then " \
177 "setenv fdtfile imx6q-qmx6.dtb; fi; " \
178 "if test $board_rev = MX6DL ; then " \
179 "setenv fdtfile imx6dl-qmx6.dtb; fi; " \
180 "if test $fdtfile = undefined; then " \
181 "echo WARNING: Could not determine dtb to use; fi; \0" \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300182 "netargs=setenv bootargs console=${console},${baudrate} " \
183 "root=/dev/nfs " \
184 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
185 "netboot=echo Booting from net ...; " \
186 "run netargs; " \
187 "if test ${ip_dyn} = yes; then " \
188 "setenv get_cmd dhcp; " \
189 "else " \
190 "setenv get_cmd tftp; " \
191 "fi; " \
192 "${get_cmd} ${image}; " \
193 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
194 "if ${get_cmd} ${fdt_addr_r} ${fdtfile}; then " \
195 "bootz ${loadaddr} - ${fdt_addr_r}; " \
196 "else " \
197 "if test ${boot_fdt} = try; then " \
198 "bootz; " \
199 "else " \
200 "echo WARN: Cannot load the DT; " \
201 "fi; " \
202 "fi; " \
203 "else " \
204 "bootz; " \
205 "fi;\0" \
Otavio Salvadorf594b552015-11-19 19:02:33 -0200206 "spilock=sf probe && sf protect lock 0x3f0000 0x10000;"\
SARTRE Leodce71762013-06-03 23:30:36 +0000207
208#define CONFIG_BOOTCOMMAND \
Otavio Salvadorf594b552015-11-19 19:02:33 -0200209 "run spilock;" \
Otavio Salvadore186b182015-11-19 19:02:36 -0200210 "run findfdt; " \
Otavio Salvador4ac01402015-07-23 11:02:33 -0300211 "mmc dev ${mmcdev};" \
212 "if mmc rescan; then " \
213 "if run loadbootscript; then " \
214 "run bootscript; " \
215 "else " \
216 "if run loadimage; then " \
217 "run mmcboot; " \
218 "else run netboot; " \
219 "fi; " \
220 "fi; " \
221 "else run netboot; fi"
SARTRE Leodce71762013-06-03 23:30:36 +0000222
SARTRE Leodce71762013-06-03 23:30:36 +0000223#define CONFIG_SYS_MEMTEST_START 0x10000000
224#define CONFIG_SYS_MEMTEST_END 0x10010000
225#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
226
SARTRE Leodce71762013-06-03 23:30:36 +0000227/* Physical Memory Map */
228#define CONFIG_NR_DRAM_BANKS 1
229#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
SARTRE Leodce71762013-06-03 23:30:36 +0000230
231#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
232#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
233#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
234
235#define CONFIG_SYS_INIT_SP_OFFSET \
236 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
237#define CONFIG_SYS_INIT_SP_ADDR \
238 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
239
Peter Robinson4b671502015-05-22 17:30:45 +0100240/* Environment organization */
Otavio Salvadorca4d60b2015-11-19 19:02:34 -0200241#if defined (CONFIG_ENV_IS_IN_MMC)
SARTRE Leodce71762013-06-03 23:30:36 +0000242#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
243#define CONFIG_SYS_MMC_ENV_DEV 0
Otavio Salvadorca4d60b2015-11-19 19:02:34 -0200244#endif
245
246#define CONFIG_ENV_SIZE (8 * 1024)
247
Otavio Salvadorca4d60b2015-11-19 19:02:34 -0200248#if defined(CONFIG_ENV_IS_IN_SPI_FLASH)
249#define CONFIG_ENV_OFFSET (768 * 1024)
250#define CONFIG_ENV_SECT_SIZE (64 * 1024)
251#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
252#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
253#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
254#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
255#endif
SARTRE Leodce71762013-06-03 23:30:36 +0000256
SARTRE Leodce71762013-06-03 23:30:36 +0000257#endif /* __CONFIG_CGTQMX6EVAL_H */