Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8b7adf848f456beb900934726736ccb44fd26e03 / . / configs / chromebook_minnie_defconfig
blob: ff94a4d74f4fe2695513b03835fa7157718b9a53 [file] [log] [blame]
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]4CONFIG_ROCKCHIP_RK3288=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]5# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]6CONFIG_TARGET_CHROMEBOOK_MINNIE=y
7CONFIG_SPL_SPI_FLASH_SUPPORT=y
8CONFIG_SPL_SPI_SUPPORT=y
9CONFIG_SPL_STACK_R_ADDR=0x80000
10CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-minnie"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]11CONFIG_DEBUG_UART=y
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]12# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]13CONFIG_SILENT_CONSOLE=y
14# CONFIG_DISPLAY_CPUINFO is not set
15CONFIG_SPL_STACK_R=y
16CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]17CONFIG_FASTBOOT_FLASH=y
18CONFIG_FASTBOOT_FLASH_MMC_DEV=0
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]19CONFIG_CMD_GPIO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]20CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]21CONFIG_CMD_I2C=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]22CONFIG_CMD_MMC=y
23CONFIG_CMD_SF=y
Simon Glass86b1b652017-08-04 16:34:46 -0600[diff] [blame]24CONFIG_CMD_SF_TEST=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_SPI=y
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]26CONFIG_CMD_USB=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]27# CONFIG_CMD_SETEXPR is not set
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]28CONFIG_CMD_CACHE=y
29CONFIG_CMD_TIME=y
30CONFIG_CMD_PMIC=y
31CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]32# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]33# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]34# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]35CONFIG_SPL_PARTITION_UUIDS=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]36CONFIG_SPL_OF_CONTROL=y
37CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]38CONFIG_SPL_OF_PLATDATA=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]39CONFIG_REGMAP=y
40CONFIG_SPL_REGMAP=y
41CONFIG_SYSCON=y
42CONFIG_SPL_SYSCON=y
43# CONFIG_SPL_SIMPLE_BUS is not set
44CONFIG_CLK=y
45CONFIG_SPL_CLK=y
46CONFIG_ROCKCHIP_GPIO=y
47CONFIG_I2C_CROS_EC_TUNNEL=y
48CONFIG_SYS_I2C_ROCKCHIP=y
49CONFIG_I2C_MUX=y
50CONFIG_DM_KEYBOARD=y
51CONFIG_CROS_EC_KEYB=y
52CONFIG_CROS_EC=y
53CONFIG_CROS_EC_SPI=y
54CONFIG_PWRSEQ=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]55CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]56CONFIG_MMC_DW_ROCKCHIP=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]57CONFIG_PINCTRL=y
58CONFIG_SPL_PINCTRL=y
59# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]60CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]61CONFIG_DM_PMIC=y
62# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]63CONFIG_PMIC_RK8XX=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]64CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]65CONFIG_REGULATOR_RK8XX=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]66CONFIG_PWM_ROCKCHIP=y
67CONFIG_RAM=y
68CONFIG_SPL_RAM=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]69CONFIG_DEBUG_UART_BASE=0xff690000
70CONFIG_DEBUG_UART_CLOCK=24000000
71CONFIG_DEBUG_UART_SHIFT=2
72CONFIG_SYS_NS16550=y
73CONFIG_ROCKCHIP_SERIAL=y
74CONFIG_ROCKCHIP_SPI=y
75CONFIG_SYSRESET=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]76CONFIG_USB=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]77CONFIG_ROCKCHIP_USB2_PHY=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]78CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]79CONFIG_USB_GADGET_MANUFACTURER="Rockchip"
80CONFIG_USB_GADGET_VENDOR_NUM=0x2207
81CONFIG_USB_GADGET_PRODUCT_NUM=0x320a
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]82CONFIG_USB_GADGET_DWC2_OTG=y
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]83CONFIG_USB_STORAGE=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]84CONFIG_DM_VIDEO=y
85CONFIG_DISPLAY=y
86CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com735ddea2017-04-17 22:24:23 +0800[diff] [blame]87CONFIG_DISPLAY_ROCKCHIP_EDP=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]88CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]89CONFIG_CONSOLE_SCROLL_LINES=10
90CONFIG_USE_TINY_PRINTF=y
91CONFIG_CMD_DHRYSTONE=y
92CONFIG_ERRNO_STR=y
Simon Glasse51b2e72016-11-13 14:24:54 -0700[diff] [blame]93# CONFIG_SPL_OF_LIBFDT is not set
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]94CONFIG_USB_GADGET_DOWNLOAD=y
95CONFIG_USB_GADGET_VBUS_DRAW=0
96CONFIG_G_DNL_MANUFACTURER="Rockchip"
97CONFIG_G_DNL_VENDOR_NUM=0x2207
98CONFIG_G_DNL_PRODUCT_NUM=0x320a