blob: b0cd7d5c210269e8012a1bdb63ccde946b0ee14e [file] [log] [blame]
Kumar Galae1c09492010-07-15 16:49:03 -05001/*
Jerry Huanged413672011-01-06 23:42:19 -06002 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Kumar Galae1c09492010-07-15 16:49:03 -05003 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Galae1c09492010-07-15 16:49:03 -05005 */
6
7/*
8 * P4080 DS board configuration file
Scott Wooda1ef48c2012-08-14 10:14:51 +00009 * Also supports P4040 DS
Kumar Galae1c09492010-07-15 16:49:03 -050010 */
11#define CONFIG_P4080DS
12#define CONFIG_PHYS_64BIT
13#define CONFIG_PPC_P4080
Kumar Galae1c09492010-07-15 16:49:03 -050014
Kumar Galad0af3b92011-08-31 09:50:13 -050015#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
16
17#define CONFIG_MMC
18#define CONFIG_PCIE3
19
Timur Tabi830b76f2012-10-05 09:48:53 +000020#define CONFIG_SYS_SRIO
21#define CONFIG_SRIO1 /* SRIO port 1 */
22#define CONFIG_SRIO2 /* SRIO port 2 */
Liu Gang27afb9c2013-05-07 16:30:46 +080023#define CONFIG_SRIO_PCIE_BOOT_MASTER
Kumar Gala3b2a1af2010-09-30 15:47:16 -050024#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 ref clk freq */
25
Kumar Galae1c09492010-07-15 16:49:03 -050026#include "corenet_ds.h"