blob: 48acee4993f1f55fbf6049d9db01dd7038bbb71c [file] [log] [blame]
Kumar Galae1c09492010-07-15 16:49:03 -05001/*
Jerry Huanged413672011-01-06 23:42:19 -06002 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Kumar Galae1c09492010-07-15 16:49:03 -05003 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/*
24 * P4080 DS board configuration file
Scott Wooda1ef48c2012-08-14 10:14:51 +000025 * Also supports P4040 DS
Kumar Galae1c09492010-07-15 16:49:03 -050026 */
27#define CONFIG_P4080DS
28#define CONFIG_PHYS_64BIT
29#define CONFIG_PPC_P4080
Kumar Galae1c09492010-07-15 16:49:03 -050030
Kumar Galad0af3b92011-08-31 09:50:13 -050031#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
32
33#define CONFIG_MMC
34#define CONFIG_PCIE3
35
Timur Tabi830b76f2012-10-05 09:48:53 +000036#define CONFIG_SYS_SRIO
37#define CONFIG_SRIO1 /* SRIO port 1 */
38#define CONFIG_SRIO2 /* SRIO port 2 */
Liu Gang27afb9c2013-05-07 16:30:46 +080039#define CONFIG_SRIO_PCIE_BOOT_MASTER
Kumar Gala3b2a1af2010-09-30 15:47:16 -050040#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 ref clk freq */
41
Kumar Galae1c09492010-07-15 16:49:03 -050042#include "corenet_ds.h"