Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 88dcafa3847c9012954d0934a16325dd542cb05e / . / configs / j721e_hs_evm_r5_defconfig
blob: 9ae03ade0fd86f3b19645668fef06f931eb9d781 [file] [log] [blame]
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
3CONFIG_TI_SECURE_DEVICE=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x2000000
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x70000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]7CONFIG_SPL_LIBCOMMON_SUPPORT=y
8CONFIG_SPL_LIBGENERIC_SUPPORT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]9CONFIG_SOC_K3_J721E=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]10CONFIG_K3_EARLY_CONS=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]11CONFIG_TARGET_J721E_R5_EVM=y
12CONFIG_ENV_SIZE=0x20000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]14CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]15CONFIG_DEFAULT_DEVICE_TREE="k3-j721e-r5-common-proc-board"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]16CONFIG_SPL_TEXT_BASE=0x41c00000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]17CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]18CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]19CONFIG_SPL_DRIVERS_MISC=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]20CONFIG_SPL_STACK_R_ADDR=0x82000000
21CONFIG_SPL_FS_FAT=y
22CONFIG_SPL_LIBDISK_SUPPORT=y
23CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]24CONFIG_SPL_SPI=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]25CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
26CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x41cf5bfc
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]27# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
28CONFIG_SPL_LOAD_FIT=y
Peng Fan54590592020-07-06 15:35:01 +0800[diff] [blame]29CONFIG_SPL_LOAD_FIT_ADDRESS=0x80080000
Simon Glass5d144112020-07-19 13:56:10 -0600[diff] [blame]30# CONFIG_USE_SPL_FIT_GENERATOR is not set
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]31CONFIG_OF_BOARD_SETUP=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]32CONFIG_USE_BOOTCOMMAND=y
33# CONFIG_DISPLAY_CPUINFO is not set
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]34CONFIG_SPL_MAX_SIZE=0xc0000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]35CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
36CONFIG_SPL_BSS_START_ADDR=0x41cf5bfc
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]37CONFIG_SPL_BSS_MAX_SIZE=0xa000
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]38CONFIG_SPL_BOARD_INIT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]39CONFIG_SPL_STACK_R=y
40CONFIG_SPL_SEPARATE_BSS=y
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]41CONFIG_SYS_SPL_MALLOC=y
42CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
43CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x84000000
44CONFIG_SYS_SPL_MALLOC_SIZE=0x1000000
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]45CONFIG_SPL_EARLY_BSS=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]46CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
47CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
Vignesh Raghavendra88c08222020-02-04 11:09:59 +0530[diff] [blame]48CONFIG_SPL_DMA=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]49CONFIG_SPL_ENV_SUPPORT=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]50CONFIG_SPL_FS_EXT4=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]51CONFIG_SPL_I2C=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]52CONFIG_SPL_DM_MAILBOX=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]53CONFIG_SPL_MTD_SUPPORT=y
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]54CONFIG_SPL_DM_SPI_FLASH=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]55CONFIG_SPL_NOR_SUPPORT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]56CONFIG_SPL_DM_RESET=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]57CONFIG_SPL_POWER_DOMAIN=y
58CONFIG_SPL_RAM_SUPPORT=y
59CONFIG_SPL_RAM_DEVICE=y
60CONFIG_SPL_REMOTEPROC=y
Vignesh Raghavendra88c08222020-02-04 11:09:59 +0530[diff] [blame]61# CONFIG_SPL_SPI_FLASH_TINY is not set
62CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]63CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]64CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]65CONFIG_SPL_USB_GADGET=y
66CONFIG_SPL_DFU=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]67CONFIG_SPL_YMODEM_SUPPORT=y
68CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]69CONFIG_SYS_MAXARGS=64
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]70CONFIG_SYS_BOOTM_LEN=0x4000000
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]71CONFIG_CMD_DFU=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]72# CONFIG_CMD_FLASH is not set
73CONFIG_CMD_GPT=y
74CONFIG_CMD_MMC=y
75CONFIG_CMD_REMOTEPROC=y
76# CONFIG_CMD_SETEXPR is not set
77CONFIG_CMD_TIME=y
78CONFIG_CMD_FAT=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]79CONFIG_CMD_MTDPARTS=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]80CONFIG_OF_CONTROL=y
81CONFIG_SPL_OF_CONTROL=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]82CONFIG_SPL_MULTI_DTB_FIT=y
83CONFIG_SPL_OF_LIST="k3-j721e-r5-common-proc-board k3-j721e-r5-sk"
84CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]85CONFIG_ENV_OVERWRITE=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]86CONFIG_SYS_RELOC_GD_ENV_ADDR=y
87CONFIG_DM=y
88CONFIG_SPL_DM=y
89CONFIG_SPL_DM_SEQ_ALIAS=y
90CONFIG_REGMAP=y
91CONFIG_SPL_REGMAP=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]92CONFIG_SYSCON=y
93CONFIG_SPL_SYSCON=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]94CONFIG_SPL_OF_TRANSLATE=y
95CONFIG_CLK=y
96CONFIG_SPL_CLK=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]97CONFIG_SPL_CLK_CCF=y
98CONFIG_SPL_CLK_K3_PLL=y
99CONFIG_SPL_CLK_K3=y
100CONFIG_SYS_DFU_DATA_BUF_SIZE=0x5000
Vignesh Raghavendra88c08222020-02-04 11:09:59 +0530[diff] [blame]101CONFIG_DMA_CHANNELS=y
102CONFIG_TI_K3_NAVSS_UDMA=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]103CONFIG_TI_SCI_PROTOCOL=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]104CONFIG_DA8XX_GPIO=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]105CONFIG_DM_PCA953X=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]106CONFIG_DM_I2C=y
107CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
108CONFIG_SYS_I2C_OMAP24XX=y
109CONFIG_DM_MAILBOX=y
110CONFIG_K3_SEC_PROXY=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]111CONFIG_FS_LOADER=y
Keerthyfe8f6092022-01-27 13:16:53 +0100[diff] [blame]112CONFIG_SPL_FS_LOADER=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]113CONFIG_ESM_K3=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]114CONFIG_K3_AVS0=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]115CONFIG_ESM_PMIC=y
116CONFIG_SUPPORT_EMMC_BOOT=y
117CONFIG_SPL_MMC_HS200_SUPPORT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]118CONFIG_MMC_SDHCI=y
119CONFIG_SPL_MMC_SDHCI_ADMA=y
120CONFIG_MMC_SDHCI_AM654=y
121CONFIG_MTD=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]122CONFIG_DM_MTD=y
123CONFIG_MTD_NOR_FLASH=y
124CONFIG_CFI_FLASH=y
125CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
126CONFIG_FLASH_CFI_MTD=y
127CONFIG_SYS_FLASH_CFI=y
128CONFIG_HBMC_AM654=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]129CONFIG_DM_SPI_FLASH=y
Vignesh Raghavendra88c08222020-02-04 11:09:59 +0530[diff] [blame]130CONFIG_SPI_FLASH_SFDP_SUPPORT=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]131CONFIG_SPI_FLASH_STMICRO=y
132CONFIG_PINCTRL=y
133# CONFIG_PINCTRL_GENERIC is not set
134CONFIG_SPL_PINCTRL=y
135# CONFIG_SPL_PINCTRL_GENERIC is not set
136CONFIG_PINCTRL_SINGLE=y
137CONFIG_POWER_DOMAIN=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]138CONFIG_TI_POWER_DOMAIN=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]139CONFIG_DM_PMIC=y
140CONFIG_PMIC_TPS65941=y
141CONFIG_DM_REGULATOR=y
142CONFIG_SPL_DM_REGULATOR=y
143CONFIG_DM_REGULATOR_TPS65941=y
144CONFIG_K3_SYSTEM_CONTROLLER=y
145CONFIG_REMOTEPROC_TI_K3_ARM64=y
146CONFIG_DM_RESET=y
147CONFIG_RESET_TI_SCI=y
148CONFIG_DM_SERIAL=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]149CONFIG_SOC_DEVICE=y
150CONFIG_SOC_DEVICE_TI_K3=y
Vignesh Raghavendra88c08222020-02-04 11:09:59 +0530[diff] [blame]151CONFIG_SOC_TI=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]152CONFIG_SPI=y
153CONFIG_DM_SPI=y
154CONFIG_CADENCE_QSPI=y
Tom Rini3fb5b2f2022-03-30 18:07:23 -0400[diff] [blame]155CONFIG_HAS_CQSPI_REF_CLK=y
156CONFIG_CQSPI_REF_CLK=133333333
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]157CONFIG_SYSRESET=y
158CONFIG_SPL_SYSRESET=y
159CONFIG_SYSRESET_TI_SCI=y
160CONFIG_TIMER=y
161CONFIG_SPL_TIMER=y
162CONFIG_OMAP_TIMER=y
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]163CONFIG_USB=y
164CONFIG_DM_USB_GADGET=y
165CONFIG_SPL_DM_USB_GADGET=y
166CONFIG_USB_CDNS3=y
167CONFIG_USB_CDNS3_GADGET=y
168CONFIG_SPL_USB_CDNS3_GADGET=y
169CONFIG_USB_GADGET=y
170CONFIG_USB_GADGET_MANUFACTURER="Texas Instruments"
171CONFIG_USB_GADGET_VENDOR_NUM=0x0451
172CONFIG_USB_GADGET_PRODUCT_NUM=0x6163
173CONFIG_USB_GADGET_DOWNLOAD=y
Andrew F. Davis74ebb782020-01-10 14:35:23 -0500[diff] [blame]174CONFIG_FS_EXT4=y
175CONFIG_FS_FAT_MAX_CLUSTSIZE=16384
Andrew Davis2647a992022-07-15 11:19:41 -0500[diff] [blame]176CONFIG_LIB_RATIONAL=y
177CONFIG_SPL_LIB_RATIONAL=y