Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8656583fcf777befffb29d3191a446ec22fe4bf0 / . / arch / arm / dts / Makefile
blob: 22f122f01ff89cfa6e19d6ae82d258cd5b8b45a9 [file] [log] [blame]
Simon Glassb38f9112014-10-30 20:25:46 -0600[diff] [blame]1dtb-$(CONFIG_MACH_SUN7I) += sun7i-a20-pcduino3.dtb
Simon Glass3a9de362014-10-07 22:01:51 -0600[diff] [blame]2dtb-$(CONFIG_S5PC100) += s5pc1xx-smdkc100.dtb
Simon Glass96aa0722014-10-07 22:01:50 -0600[diff] [blame]3dtb-$(CONFIG_S5PC110) += s5pc1xx-goni.dtb
Piotr Wilczek0ada4ad2014-03-07 14:59:47 +0100[diff] [blame]4dtb-$(CONFIG_EXYNOS4) += exynos4210-origen.dtb \
Simon Glass05b3bac32014-10-07 22:01:49 -0600[diff] [blame]5 exynos4210-smdkv310.dtb \
Piotr Wilczek4efd33a2014-03-07 14:59:48 +0100[diff] [blame]6 exynos4210-universal_c210.dtb \
Piotr Wilczek87d2e782014-03-07 14:59:49 +0100[diff] [blame]7 exynos4210-trats.dtb \
Przemyslaw Marczak4ebc78a2014-09-01 13:50:52 +0200[diff] [blame]8 exynos4412-trats2.dtb \
9 exynos4412-odroid.dtb
Piotr Wilczekeb68f442014-03-07 14:59:46 +0100[diff] [blame]10
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]11dtb-$(CONFIG_EXYNOS5) += exynos5250-arndale.dtb \
12 exynos5250-snow.dtb \
13 exynos5250-smdk5250.dtb \
Akshay Saraswatfdd9df32014-06-18 17:53:58 +0530[diff] [blame]14 exynos5420-smdk5420.dtb \
Akshay Saraswat257863f2014-11-13 22:38:16 +0530[diff] [blame]15 exynos5420-peach-pit.dtb \
Hyungwon Hwang3b6880d2014-12-12 14:45:45 +0900[diff] [blame]16 exynos5800-peach-pi.dtb \
17 exynos5422-odroidxu3.dtb
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]18dtb-$(CONFIG_TEGRA) += tegra20-harmony.dtb \
19 tegra20-medcom-wide.dtb \
20 tegra20-paz00.dtb \
21 tegra20-plutux.dtb \
22 tegra20-seaboard.dtb \
23 tegra20-tec.dtb \
24 tegra20-trimslice.dtb \
25 tegra20-ventana.dtb \
26 tegra20-whistler.dtb \
27 tegra20-colibri_t20_iris.dtb \
Marcel Ziswiler11e2a532014-09-05 10:18:38 +0200[diff] [blame]28 tegra30-apalis.dtb \
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]29 tegra30-beaver.dtb \
30 tegra30-cardhu.dtb \
Stefan Agner60bae8c2014-08-05 23:27:30 +0200[diff] [blame]31 tegra30-colibri.dtb \
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]32 tegra30-tec-ng.dtb \
Masahiro Yamada8dcaef82014-02-20 17:18:42 +0900[diff] [blame]33 tegra114-dalmore.dtb \
Stephen Warrena844b012014-03-25 11:39:33 -0600[diff] [blame]34 tegra124-jetson-tk1.dtb \
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]35 tegra124-nyan-big.dtb \
Masahiro Yamada8dcaef82014-02-20 17:18:42 +0900[diff] [blame]36 tegra124-venice2.dtb
Masahiro Yamada53f6ec62014-11-26 18:33:59 +0900[diff] [blame]37dtb-$(CONFIG_ARCH_UNIPHIER) += \
Masahiro Yamadaa90ca9a2014-12-06 00:03:24 +0900[diff] [blame]38 uniphier-ph1-sld3-ref.dtb \
Masahiro Yamada53f6ec62014-11-26 18:33:59 +0900[diff] [blame]39 uniphier-ph1-pro4-ref.dtb \
40 uniphier-ph1-ld4-ref.dtb \
41 uniphier-ph1-sld8-ref.dtb
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]42dtb-$(CONFIG_ZYNQ) += zynq-zc702.dtb \
43 zynq-zc706.dtb \
44 zynq-zed.dtb \
Peter Crosthwaite9d7740a2014-08-28 21:16:39 +1000[diff] [blame]45 zynq-zybo.dtb \
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]46 zynq-microzed.dtb \
47 zynq-zc770-xm010.dtb \
48 zynq-zc770-xm012.dtb \
49 zynq-zc770-xm013.dtb
Simon Glassb37e8152014-06-02 22:04:55 -0600[diff] [blame]50dtb-$(CONFIG_AM33XX) += am335x-boneblack.dtb
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]51
Marek Vasut86565832014-12-30 21:05:53 +0100[diff] [blame^]52dtb-$(CONFIG_SOCFPGA) += \
53 socfpga_cyclone5_socdk.dtb \
54 socfpga_cyclone5_socrates.dtb
Stefan Roese76ba23f2014-11-07 14:10:41 +0100[diff] [blame]55
Masahiro Yamadae7a579f2014-02-05 11:28:27 +0900[diff] [blame]56targets += $(dtb-y)
57
58DTC_FLAGS += -R 4 -p 0x1000
59
60PHONY += dtbs
61dtbs: $(addprefix $(obj)/, $(dtb-y))
62 @:
63
64clean-files := *.dtb