blob: 27828570559e900af1adf8b93f5ce2c466d6bbd5 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Thierry Reding09c0cf22014-12-09 22:25:05 -07002/*
3 * Copyright (C) 2014 NVIDIA Corporation
Thierry Reding09c0cf22014-12-09 22:25:05 -07004 */
5
6#ifndef __POWER_AS3722_H__
7#define __POWER_AS3722_H__
8
Thierry Reding09c0cf22014-12-09 22:25:05 -07009#define AS3722_GPIO_OUTPUT_VDDH (1 << 0)
10#define AS3722_GPIO_INVERT (1 << 1)
11
Simon Glass8f189512017-07-25 08:30:10 -060012#define AS3722_DEVICE_ID 0x0c
13#define AS3722_SD_VOLTAGE(n) (0x00 + (n))
14#define AS3722_LDO_VOLTAGE(n) (0x10 + (n))
15#define AS3722_SD_CONTROL 0x4d
Marcel Ziswileree107b32018-05-08 17:34:08 +020016#define AS3722_LDO_CONTROL0 0x4e
17#define AS3722_LDO_CONTROL1 0x4f
Simon Glass8f189512017-07-25 08:30:10 -060018#define AS3722_ASIC_ID1 0x90
19#define AS3722_ASIC_ID2 0x91
20
Simon Glassc30ddcc2017-07-25 08:30:11 -060021#define AS3722_GPIO_CONTROL(n) (0x08 + (n))
Simon Glassb3d2ed32017-07-25 08:30:12 -060022#define AS3722_GPIO_SIGNAL_OUT 0x20
Simon Glassc30ddcc2017-07-25 08:30:11 -060023#define AS3722_GPIO_CONTROL_MODE_OUTPUT_VDDH (1 << 0)
24#define AS3722_GPIO_CONTROL_MODE_OUTPUT_VDDL (7 << 0)
25#define AS3722_GPIO_CONTROL_INVERT (1 << 7)
26
Simon Glassb3d2ed32017-07-25 08:30:12 -060027int as3722_sd_set_voltage(struct udevice *dev, unsigned int sd, u8 value);
Marcel Ziswiler7b81dc52018-05-08 17:34:10 +020028int as3722_ldo_set_voltage(struct udevice *dev, unsigned int ldo, u8 value);
Thierry Reding09c0cf22014-12-09 22:25:05 -070029
30#endif /* __POWER_AS3722_H__ */