blob: af2654e0f4b9c3a7355e6c966720faf6dee34422 [file] [log] [blame]
Wolfgang Denk0cbaf642005-09-25 00:53:22 +02001/*
2 * (C) Copyright 2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Wolfgang Denk0cbaf642005-09-25 00:53:22 +02006 */
7
8/*
9 * This file contains the configuration parameters for the dbau1x00 board.
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020015#define CONFIG_PB1X00 1
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090016#define CONFIG_SOC_AU1X00 1 /* alchemy series cpu */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020017
Daniel Schwierzeck0dd74fb2014-11-15 23:30:01 +010018#define CONFIG_DISPLAY_BOARDINFO
19
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020020#ifdef CONFIG_PB1000
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090021#define CONFIG_SOC_AU1000 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020022#else
23#ifdef CONFIG_PB1100
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090024#define CONFIG_SOC_AU1100 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020025#else
26#ifdef CONFIG_PB1500
Shinya Kuribayashied49a6a2008-06-07 20:51:56 +090027#define CONFIG_SOC_AU1500 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020028#else
29#error "No valid board set"
30#endif
31#endif
32#endif
33
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020034#define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */
35
36#define CONFIG_BAUDRATE 115200
37
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020038#define CONFIG_TIMESTAMP /* Print image info with timestamp */
39#undef CONFIG_BOOTARGS
40
41#define CONFIG_EXTRA_ENV_SETTINGS \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010042 "addmisc=setenv bootargs ${bootargs} " \
43 "console=ttyS0,${baudrate} " \
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020044 "panic=1\0" \
45 "bootfile=/vmlinux.img\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010046 "load=tftp 80500000 ${u-boot}\0" \
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020047 ""
48/* Boot from NFS root */
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010049#define CONFIG_BOOTCOMMAND "bootp; setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; bootm"
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020050
51/*
52 * Miscellaneous configurable options
53 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020054#define CONFIG_SYS_LONGHELP /* undef to save memory */
55#define CONFIG_SYS_PROMPT "Pb1x00 # " /* Monitor Command Prompt */
56#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
57#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
58#define CONFIG_SYS_MAXARGS 16 /* max number of command args*/
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020059
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020060#define CONFIG_SYS_MALLOC_LEN 128*1024
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020061
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020062#define CONFIG_SYS_BOOTPARAMS_LEN 128*1024
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020063
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020064#define CONFIG_SYS_MIPS_TIMER_FREQ 396000000
Shinya Kuribayashi5d374e02008-06-05 22:29:00 +090065
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020067
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020068#define CONFIG_SYS_LOAD_ADDR 0x81000000 /* default load address */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020069
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020070#define CONFIG_SYS_MEMTEST_START 0x80100000
71#undef CONFIG_SYS_MEMTEST_START
72#define CONFIG_SYS_MEMTEST_START 0x80200000
73#define CONFIG_SYS_MEMTEST_END 0x83800000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020074
75/*-----------------------------------------------------------------------
76 * FLASH and environment organization
77 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020078#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
79#define CONFIG_SYS_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020080
81#define PHYS_FLASH_1 0xbec00000 /* Flash Bank #1 */
82#define PHYS_FLASH_2 0xbfc00000 /* Flash Bank #2 */
83
84/* The following #defines are needed to get flash environment right */
Wolfgang Denk0708bc62010-10-07 21:51:12 +020085#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020086#define CONFIG_SYS_MONITOR_LEN (192 << 10)
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020087
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020088#define CONFIG_SYS_INIT_SP_OFFSET 0x4000000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020089
90/* We boot from this flash, selected with dip switch */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020091#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_2
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020092
93/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020094#define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */
95#define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Write */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020096
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +020097#define CONFIG_ENV_IS_NOWHERE 1
Wolfgang Denk0cbaf642005-09-25 00:53:22 +020098
99/* Address and size of Primary Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200100#define CONFIG_ENV_ADDR 0xB0030000
101#define CONFIG_ENV_SIZE 0x10000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200102
103#define CONFIG_FLASH_16BIT
104
105#define CONFIG_NR_DRAM_BANKS 2
106
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200107
108#define CONFIG_MEMSIZE_IN_BYTES
109
110
111/*---USB -------------------------------------------*/
112#if 0
113#define CONFIG_USB_OHCI
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200114#define CONFIG_USB_STORAGE
115#define CONFIG_DOS_PARTITION
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200116#endif
117
118/*---ATA PCMCIA ------------------------------------*/
119#if 0
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200120#define CONFIG_SYS_PCMCIA_MEM_SIZE 0x4000000 /* Offset to slot 1 FIXME!!! */
121#define CONFIG_SYS_PCMCIA_MEM_ADDR 0x20000000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200122#define CONFIG_PCMCIA_SLOT_A
123
124#define CONFIG_ATAPI 1
125#define CONFIG_MAC_PARTITION 1
126
127/* We run CF in "true ide" mode or a harddrive via pcmcia */
128#define CONFIG_IDE_PCMCIA 1
129
130/* We only support one slot for now */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200131#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
132#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200133
134#undef CONFIG_IDE_LED /* LED for ide not supported */
135#undef CONFIG_IDE_RESET /* reset for ide not supported */
136
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200137#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200138
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200140
141/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200142#define CONFIG_SYS_ATA_DATA_OFFSET 8
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200143
144/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200145#define CONFIG_SYS_ATA_REG_OFFSET 0
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200146
147/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200148#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200149
150#endif
151/*-----------------------------------------------------------------------
152 * Cache Configuration
153 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200154#define CONFIG_SYS_DCACHE_SIZE 16384
155#define CONFIG_SYS_ICACHE_SIZE 16384
156#define CONFIG_SYS_CACHELINE_SIZE 32
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200157
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500158
159/*
Jon Loeliger5c4ddae2007-07-10 10:12:10 -0500160 * BOOTP options
161 */
162#define CONFIG_BOOTP_BOOTFILESIZE
163#define CONFIG_BOOTP_BOOTPATH
164#define CONFIG_BOOTP_GATEWAY
165#define CONFIG_BOOTP_HOSTNAME
166
167
168/*
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500169 * Command line configuration.
170 */
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500171#define CONFIG_CMD_DHCP
172#define CONFIG_CMD_ELF
173#define CONFIG_CMD_MII
174#define CONFIG_CMD_PING
175
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500176#undef CONFIG_CMD_FAT
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500177#undef CONFIG_CMD_IDE
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500178#undef CONFIG_CMD_ELF
Jon Loeligeraa2d2c22007-07-04 22:33:17 -0500179#undef CONFIG_CMD_BEDBUG
Wolfgang Denk0cbaf642005-09-25 00:53:22 +0200180
181#endif /* __CONFIG_H */