Blame - include/configs/theadorable.h - filogic/uboot

blob: fdf048b27b3c40d5499145bef02e6ba4e7c6f474 [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	2	/*
				3	* Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	4	*/
				5
				6	#ifndef _CONFIG_THEADORABLE_H
				7	#define _CONFIG_THEADORABLE_H
				8
Tom Rini	5155665	2021-08-21 13:50:14 -0400	[diff] [blame]	9	#include <linux/sizes.h>
				10
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	11	/*
				12	* High Level Configuration Options (easy to change)
				13	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	14
				15	/*
				16	* TEXT_BASE needs to be below 16MiB, since this area is scrubbed
				17	* for DDR ECC byte filling in the SPL before loading the main
				18	* U-Boot into it.
				19	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	20
				21	/*
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	22	* The debugging version enables USB support via defconfig.
				23	* This version should also enable all other non-production
				24	* interfaces / features.
				25	*/
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	26
				27	/* I2C */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	28	#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
Stefan Roese	07b5e04	2016-04-08 15:58:29 +0200	[diff] [blame]	29	#define CONFIG_I2C_MVTWSI_BASE1 MVEBU_TWSI1_BASE
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	30
				31	/* USB/EHCI configuration */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	32	#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
				33
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	34	/* Environment in SPI NOR flash */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	35
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	36	#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
				37
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	38	/* Keep device tree and initrd in lower memory so the kernel can access them */
				39	#define CONFIG_EXTRA_ENV_SETTINGS \
				40	"fdt_high=0x10000000\0" \
				41	"initrd_high=0x10000000\0"
				42
				43	/* SATA support */
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	44	#define CONFIG_LBA48
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	45
Stefan Roese	f054758	2016-02-12 14:24:07 +0100	[diff] [blame]	46	/* FPGA programming support */
Stefan Roese	f054758	2016-02-12 14:24:07 +0100	[diff] [blame]	47	#define CONFIG_FPGA_STRATIX_V
				48
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	49	/*
Stefan Roese	1a4e980	2016-04-07 10:48:14 +0200	[diff] [blame]	50	* Bootcounter
				51	*/
Stefan Roese	1a4e980	2016-04-07 10:48:14 +0200	[diff] [blame]	52	/* Max size of RAM minus BOOTCOUNT_ADDR is the bootcounter address */
				53	#define BOOTCOUNT_ADDR 0x1000
				54
				55	/*
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	56	* mv-common.h should be defined after CMD configs since it used them
				57	* to enable certain macros
				58	*/
				59	#include "mv-common.h"
				60
				61	/*
				62	* Memory layout while starting into the bin_hdr via the
				63	* BootROM:
				64	*
				65	* 0x4000.4000 - 0x4003.4000 headers space (192KiB)
				66	* 0x4000.4030 bin_hdr start address
				67	* 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
				68	* 0x4007.fffc BootROM stack top
				69	*
				70	* The address space between 0x4007.fffc and 0x400f.fff is not locked in
				71	* L2 cache thus cannot be used.
				72	*/
				73
				74	/* SPL */
				75	/* Defines for SPL */
Pali Rohár	bb09146	2022-01-12 18:32:08 +0100	[diff] [blame]	76	#define CONFIG_SPL_MAX_SIZE ((128 << 10) - (CONFIG_SPL_TEXT_BASE - 0x40000000))
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	77
				78	#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
				79	#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
				80
				81	#ifdef CONFIG_SPL_BUILD
				82	#define CONFIG_SYS_MALLOC_SIMPLE
				83	#endif
				84
				85	#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
				86	#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
				87
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	88	/* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
Tom Rini	5155665	2021-08-21 13:50:14 -0400	[diff] [blame]	89	#define CONFIG_SYS_SDRAM_SIZE SZ_2G
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	90
				91	#endif /* _CONFIG_THEADORABLE_H */