blob: e1f570a89358bc8e1065d7a201cf13764523484f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Shengzhou Liuf13321d2014-03-05 15:04:48 +08002/*
3 * Copyright 2008-2014 Freescale Semiconductor, Inc.
4 *
5 * (C) Copyright 2000
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
Shengzhou Liuf13321d2014-03-05 15:04:48 +08007 */
8
Tom Riniaf026762024-04-30 20:41:48 -06009#include <config.h>
Shengzhou Liuf13321d2014-03-05 15:04:48 +080010#include <asm/fsl_law.h>
11#include <asm/mmu.h>
12
13struct law_entry law_table[] = {
Tom Rini6a5dccc2022-11-16 13:10:41 -050014 SET_LAW(CFG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
15#ifdef CFG_SYS_BMAN_MEM_PHYS
16 SET_LAW(CFG_SYS_BMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_BMAN),
Shengzhou Liuf13321d2014-03-05 15:04:48 +080017#endif
Tom Rini6a5dccc2022-11-16 13:10:41 -050018#ifdef CFG_SYS_QMAN_MEM_PHYS
19 SET_LAW(CFG_SYS_QMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_QMAN),
Shengzhou Liuf13321d2014-03-05 15:04:48 +080020#endif
Tom Rini6a5dccc2022-11-16 13:10:41 -050021#ifdef CFG_SYS_CPLD_BASE_PHYS
22 SET_LAW(CFG_SYS_CPLD_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_IFC),
Shengzhou Liuf13321d2014-03-05 15:04:48 +080023#endif
Tom Rini6a5dccc2022-11-16 13:10:41 -050024#ifdef CFG_SYS_DCSRBAR_PHYS
Shengzhou Liuf13321d2014-03-05 15:04:48 +080025 /* Limit DCSR to 32M to access NPC Trace Buffer */
Tom Rini6a5dccc2022-11-16 13:10:41 -050026 SET_LAW(CFG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Shengzhou Liuf13321d2014-03-05 15:04:48 +080027#endif
Tom Rinib4213492022-11-12 17:36:51 -050028#ifdef CFG_SYS_NAND_BASE_PHYS
29 SET_LAW(CFG_SYS_NAND_BASE_PHYS, LAW_SIZE_1M, LAW_TRGT_IF_IFC),
Shengzhou Liuf13321d2014-03-05 15:04:48 +080030#endif
31};
32
33int num_law_entries = ARRAY_SIZE(law_table);