blob: 955e5d2edf2be4931bef73bac1cbe5071d68e799 [file] [log] [blame]
Heiko Thiery47f6f002022-01-12 09:57:57 +01001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2019 Kontron Electronics GmbH
4 */
5
6#include "imx8mm-u-boot.dtsi"
7
8/ {
9 aliases {
10 usb0 = &usbotg1;
11 usb1 = &usbotg2;
12 };
13
14 wdt-reboot {
15 compatible = "wdt-reboot";
16 wdt = <&wdog1>;
17 u-boot,dm-spl;
18 };
19
20 firmware {
21 optee {
22 compatible = "linaro,optee-tz";
23 method = "smc";
24 };
25 };
26};
27
Fabio Estevam75aad882022-06-09 17:13:31 -030028&crypto {
29 u-boot,dm-spl;
30};
31
32&sec_jr0 {
33 u-boot,dm-spl;
34};
35
36&sec_jr1 {
37 u-boot,dm-spl;
38};
39
40&sec_jr2 {
41 u-boot,dm-spl;
42};
43
44
Heiko Thiery47f6f002022-01-12 09:57:57 +010045&i2c1 {
46 u-boot,dm-spl;
47 u-boot,dm-pre-reloc;
48};
49
50&i2c2 {
51 status = "okay";
52 u-boot,dm-spl;
53 u-boot,dm-pre-reloc;
54};
55
56&pinctrl_ecspi1 {
57 u-boot,dm-spl;
58};
59
60&pinctrl_i2c1 {
61 u-boot,dm-spl;
62};
63
64&pinctrl_pmic {
65 u-boot,dm-spl;
66 fsl,pins = <
67 MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x141
68 /* Disable Pullup for SD_VSEL */
69 MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4 0x41
70 >;
71};
72
73&pinctrl_uart3 {
74 u-boot,dm-spl;
75 u-boot,dm-pre-reloc;
76};
77
78&pinctrl_usdhc1 {
79 u-boot,dm-spl;
80};
81
82&pinctrl_usdhc1_100mhz {
83 u-boot,dm-spl;
84};
85
86&pinctrl_usdhc1_200mhz {
87 u-boot,dm-spl;
88};
89
90&pinctrl_usdhc2 {
91 u-boot,dm-spl;
92};
93
94&pca9450 {
95 u-boot,dm-spl;
96};
97
98&{/soc@0/bus@30800000/i2c@30a20000/pmic@25/regulators} {
99 u-boot,dm-spl;
100};
101
102&ecspi1 {
103 u-boot,dm-spl;
104};
105
106&gpio1 {
107 u-boot,dm-spl;
108};
109
110&gpio2 {
111 u-boot,dm-spl;
112};
113
114&gpio3 {
115 u-boot,dm-spl;
116};
117
118&gpio4 {
119 u-boot,dm-spl;
120};
121
122&gpio5 {
123 u-boot,dm-spl;
124};
125
126&uart3 {
127 u-boot,dm-spl;
128 u-boot,dm-pre-reloc;
129};
130
131&usdhc1 {
132 u-boot,dm-spl;
133};
134
135&usdhc2 {
136 u-boot,dm-spl;
137};
138
139&wdog1 {
140 u-boot,dm-spl;
141};
Peng Fan7b087a42022-06-11 20:21:09 +0800142
143&pinctrl_wdog {
144 u-boot,dm-spl;
145};