blob: 743fc397d140ebc26a934eec46a21d8d6d56ee99 [file] [log] [blame]
Bo Shen42aafb32012-07-05 17:21:46 +00001/*
2 * Copyright (C) 2012 Atmel Corporation
3 *
4 * Configuation settings for the AT91SAM9X5EK board.
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Bo Shen42aafb32012-07-05 17:21:46 +00007 */
8
9#ifndef __CONFIG_H__
10#define __CONFIG_H__
11
12#include <asm/hardware.h>
13
Bo Shen337a2d82013-08-13 14:50:49 +080014#define CONFIG_SYS_TEXT_BASE 0x26f00000
15
Bo Shen42aafb32012-07-05 17:21:46 +000016/* ARM asynchronous clock */
17#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
18#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
Bo Shen42aafb32012-07-05 17:21:46 +000019
20#define CONFIG_AT91SAM9X5EK
Bo Shen42aafb32012-07-05 17:21:46 +000021
Bo Shen42aafb32012-07-05 17:21:46 +000022#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
23#define CONFIG_SETUP_MEMORY_TAGS
24#define CONFIG_INITRD_TAG
25#define CONFIG_SKIP_LOWLEVEL_INIT
26#define CONFIG_BOARD_EARLY_INIT_F
27#define CONFIG_DISPLAY_CPUINFO
28
29/* general purpose I/O */
30#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
31#define CONFIG_AT91_GPIO
32
33/* serial console */
34#define CONFIG_ATMEL_USART
35#define CONFIG_USART_BASE ATMEL_BASE_DBGU
36#define CONFIG_USART_ID ATMEL_ID_SYS
37
38/* LCD */
39#define CONFIG_LCD
40#define LCD_BPP LCD_COLOR16
41#define LCD_OUTPUT_BPP 24
42#define CONFIG_LCD_LOGO
Bo Shen42aafb32012-07-05 17:21:46 +000043#define CONFIG_LCD_INFO
44#define CONFIG_LCD_INFO_BELOW_LOGO
45#define CONFIG_SYS_WHITE_ON_BLACK
46#define CONFIG_ATMEL_HLCD
47#define CONFIG_ATMEL_LCD_RGB565
48#define CONFIG_SYS_CONSOLE_IS_IN_ENV
49
Bo Shen42aafb32012-07-05 17:21:46 +000050
51/*
52 * BOOTP options
53 */
54#define CONFIG_BOOTP_BOOTFILESIZE
55#define CONFIG_BOOTP_BOOTPATH
56#define CONFIG_BOOTP_GATEWAY
57#define CONFIG_BOOTP_HOSTNAME
58
Bo Shen963a2b12013-12-10 16:14:02 +080059/* no NOR flash */
60#define CONFIG_SYS_NO_FLASH
61
Bo Shen42aafb32012-07-05 17:21:46 +000062/*
63 * Command line configuration.
64 */
Bo Shen42aafb32012-07-05 17:21:46 +000065#define CONFIG_CMD_NAND
Richard Genoud1e34e832012-11-29 23:18:34 +000066
67/*
68 * define CONFIG_USB_EHCI to enable USB Hi-Speed (aka 2.0)
69 * NB: in this case, USB 1.1 devices won't be recognized.
70 */
71
Bo Shen42aafb32012-07-05 17:21:46 +000072/* SDRAM */
73#define CONFIG_NR_DRAM_BANKS 1
74#define CONFIG_SYS_SDRAM_BASE 0x20000000
75#define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
76
77#define CONFIG_SYS_INIT_SP_ADDR \
78 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
79
80/* DataFlash */
Bo Shen4a73e582012-08-19 20:32:24 +000081#ifdef CONFIG_CMD_SF
82#define CONFIG_ATMEL_SPI
Bo Shen4a73e582012-08-19 20:32:24 +000083#define CONFIG_SF_DEFAULT_SPEED 30000000
Bo Shen42aafb32012-07-05 17:21:46 +000084#endif
85
Bo Shen42aafb32012-07-05 17:21:46 +000086/* NAND flash */
87#ifdef CONFIG_CMD_NAND
88#define CONFIG_NAND_ATMEL
89#define CONFIG_SYS_MAX_NAND_DEVICE 1
90#define CONFIG_SYS_NAND_BASE 0x40000000
91#define CONFIG_SYS_NAND_DBW_8 1
92/* our ALE is AD21 */
93#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
94/* our CLE is AD22 */
95#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
96#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
97#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
98
Wu, Joshdd359a12012-08-23 00:05:38 +000099/* PMECC & PMERRLOC */
100#define CONFIG_ATMEL_NAND_HWECC 1
101#define CONFIG_ATMEL_NAND_HW_PMECC 1
102#define CONFIG_PMECC_CAP 2
103#define CONFIG_PMECC_SECTOR_SIZE 512
Wu, Joshdd359a12012-08-23 00:05:38 +0000104
Bo Shen591ef582013-06-26 10:48:53 +0800105#define CONFIG_CMD_NAND_TRIMFFS
106
Bo Shen42aafb32012-07-05 17:21:46 +0000107#define CONFIG_MTD_DEVICE
108#define CONFIG_CMD_MTDPARTS
109#define CONFIG_MTD_PARTITIONS
110#define CONFIG_RBTREE
111#define CONFIG_LZO
112#define CONFIG_CMD_UBI
113#define CONFIG_CMD_UBIFS
114#endif
115
Wu, Joshe32c6612012-09-13 22:22:05 +0000116/* MMC */
117#ifdef CONFIG_CMD_MMC
118#define CONFIG_MMC
Wu, Joshe32c6612012-09-13 22:22:05 +0000119#define CONFIG_GENERIC_MMC
120#define CONFIG_GENERIC_ATMEL_MCI
Richard Genoudfa2dbe72012-11-29 23:18:33 +0000121#endif
122
123/* FAT */
124#ifdef CONFIG_CMD_FAT
Wu, Joshe32c6612012-09-13 22:22:05 +0000125#define CONFIG_DOS_PARTITION
126#endif
127
Bo Shen42aafb32012-07-05 17:21:46 +0000128/* Ethernet */
129#define CONFIG_MACB
130#define CONFIG_RMII
131#define CONFIG_NET_RETRY_COUNT 20
132#define CONFIG_MACB_SEARCH_PHY
133
Richard Genoud1e34e832012-11-29 23:18:34 +0000134/* USB */
135#ifdef CONFIG_CMD_USB
136#ifdef CONFIG_USB_EHCI
137#define CONFIG_USB_EHCI_ATMEL
138#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
139#else
Bo Shen4a985df2013-10-21 16:14:00 +0800140#define CONFIG_USB_ATMEL
141#define CONFIG_USB_ATMEL_CLK_SEL_UPLL
Richard Genoud1e34e832012-11-29 23:18:34 +0000142#define CONFIG_USB_OHCI_NEW
143#define CONFIG_SYS_USB_OHCI_CPU_INIT
144#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
145#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5"
146#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
147#endif
Richard Genoud1e34e832012-11-29 23:18:34 +0000148#define CONFIG_USB_STORAGE
149#endif
150
Bo Shen42aafb32012-07-05 17:21:46 +0000151#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
152
153#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
154#define CONFIG_SYS_MEMTEST_END 0x26e00000
155
156#ifdef CONFIG_SYS_USE_NANDFLASH
157/* bootstrap + u-boot + env + linux in nandflash */
158#define CONFIG_ENV_IS_IN_NAND
159#define CONFIG_ENV_OFFSET 0xc0000
160#define CONFIG_ENV_OFFSET_REDUND 0x100000
161#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
162#define CONFIG_BOOTCOMMAND "nand read " \
163 "0x22000000 0x200000 0x300000; " \
164 "bootm 0x22000000"
Wu, Josh9d681892012-11-02 00:17:27 +0000165#elif defined(CONFIG_SYS_USE_SPIFLASH)
Bo Shen4a73e582012-08-19 20:32:24 +0000166/* bootstrap + u-boot + env + linux in spi flash */
167#define CONFIG_ENV_IS_IN_SPI_FLASH
168#define CONFIG_ENV_OFFSET 0x5000
169#define CONFIG_ENV_SIZE 0x3000
170#define CONFIG_ENV_SECT_SIZE 0x1000
171#define CONFIG_ENV_SPI_MAX_HZ 30000000
172#define CONFIG_BOOTCOMMAND "sf probe 0; " \
173 "sf read 0x22000000 0x100000 0x300000; " \
174 "bootm 0x22000000"
Bo Shen0a9f8ac2012-12-06 21:37:04 +0000175#elif defined(CONFIG_SYS_USE_DATAFLASH)
176/* bootstrap + u-boot + env + linux in data flash */
177#define CONFIG_ENV_IS_IN_SPI_FLASH
178#define CONFIG_ENV_OFFSET 0x4200
179#define CONFIG_ENV_SIZE 0x4200
180#define CONFIG_ENV_SECT_SIZE 0x210
181#define CONFIG_ENV_SPI_MAX_HZ 30000000
182#define CONFIG_BOOTCOMMAND "sf probe 0; " \
183 "sf read 0x22000000 0x84000 0x294000; " \
184 "bootm 0x22000000"
Wu, Josh9d681892012-11-02 00:17:27 +0000185#else /* CONFIG_SYS_USE_MMC */
186/* bootstrap + u-boot + env + linux in mmc */
Wu, Joshdf0ef742015-01-20 10:33:33 +0800187#define CONFIG_ENV_IS_IN_FAT
188#define CONFIG_FAT_WRITE
189#define FAT_ENV_INTERFACE "mmc"
190#define FAT_ENV_FILE "uboot.env"
191#define FAT_ENV_DEVICE_AND_PART "0"
192#define CONFIG_ENV_SIZE 0x4000
Bo Shen42aafb32012-07-05 17:21:46 +0000193#endif
194
Wu, Josh9d681892012-11-02 00:17:27 +0000195#ifdef CONFIG_SYS_USE_MMC
Bo Shen42aafb32012-07-05 17:21:46 +0000196#define CONFIG_BOOTARGS "mem=128M console=ttyS0,115200 " \
197 "mtdparts=atmel_nand:" \
198 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
Wu, Josh9d681892012-11-02 00:17:27 +0000199 "root=/dev/mmcblk0p2 " \
200 "rw rootfstype=ext4 rootwait"
201#else
Bo Shena8fd0632013-02-20 00:16:25 +0000202#define CONFIG_BOOTARGS \
203 "console=ttyS0,115200 earlyprintk " \
204 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
205 "256k(env),256k(env_redundant),256k(spare)," \
206 "512k(dtb),6M(kernel)ro,-(rootfs) " \
207 "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw"
Wu, Josh9d681892012-11-02 00:17:27 +0000208#endif
Bo Shen42aafb32012-07-05 17:21:46 +0000209
210#define CONFIG_BAUDRATE 115200
211
Bo Shen42aafb32012-07-05 17:21:46 +0000212#define CONFIG_SYS_CBSIZE 256
213#define CONFIG_SYS_MAXARGS 16
Bo Shen42aafb32012-07-05 17:21:46 +0000214#define CONFIG_SYS_LONGHELP
215#define CONFIG_CMDLINE_EDITING
216#define CONFIG_AUTO_COMPLETE
Bo Shen42aafb32012-07-05 17:21:46 +0000217
218/*
219 * Size of malloc() pool
220 */
221#define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
222
Bo Shen9a3b1fe2015-03-27 14:23:35 +0800223/* SPL */
224#define CONFIG_SPL_FRAMEWORK
225#define CONFIG_SPL_TEXT_BASE 0x300000
226#define CONFIG_SPL_MAX_SIZE 0x6000
227#define CONFIG_SPL_STACK 0x308000
228
229#define CONFIG_SPL_BSS_START_ADDR 0x20000000
230#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
231#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
232#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
233
234#define CONFIG_SPL_LIBCOMMON_SUPPORT
235#define CONFIG_SPL_LIBGENERIC_SUPPORT
236#define CONFIG_SPL_GPIO_SUPPORT
237#define CONFIG_SPL_SERIAL_SUPPORT
238
239#define CONFIG_SPL_BOARD_INIT
240#define CONFIG_SYS_MONITOR_LEN (512 << 10)
241
242#define CONFIG_SYS_MASTER_CLOCK 132096000
243#define CONFIG_SYS_AT91_PLLA 0x20c73f03
244#define CONFIG_SYS_MCKR 0x1301
245#define CONFIG_SYS_MCKR_CSS 0x1302
246
Bo Shen9a3b1fe2015-03-27 14:23:35 +0800247#ifdef CONFIG_SYS_USE_MMC
248#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
249#define CONFIG_SPL_MMC_SUPPORT
250#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400
251#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200
252#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
253#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
254#define CONFIG_SPL_FAT_SUPPORT
255#define CONFIG_SPL_LIBDISK_SUPPORT
256
257#elif CONFIG_SYS_USE_NANDFLASH
258#define CONFIG_SPL_NAND_SUPPORT
259#define CONFIG_SPL_NAND_DRIVERS
260#define CONFIG_SPL_NAND_BASE
261#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
262#define CONFIG_SYS_NAND_5_ADDR_CYCLE
263#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
264#define CONFIG_SYS_NAND_PAGE_COUNT 64
265#define CONFIG_SYS_NAND_OOBSIZE 64
266#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
267#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
268#define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
269
270#elif CONFIG_SYS_USE_SPIFLASH
271#define CONFIG_SPL_SPI_SUPPORT
272#define CONFIG_SPL_SPI_FLASH_SUPPORT
273#define CONFIG_SPL_SPI_LOAD
274#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
275
276#endif
277
Bo Shen42aafb32012-07-05 17:21:46 +0000278#endif