blob: 71fe768d67929f089dec1af21e8d367d725c8471 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05302/*
Marcel Ziswiler510c2dd2019-03-25 17:25:01 +01003 * Copyright 2015-2019 Toradex, Inc.
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05304 *
Marcel Ziswilerd92dee52016-11-16 17:49:23 +01005 * Configuration settings for the Toradex VF50/VF61 modules.
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05306 *
7 * Based on vf610twr.h:
8 * Copyright 2013 Freescale Semiconductor, Inc.
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05309 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14#include <asm/arch/imx-regs.h>
Marcel Ziswiler2e3b3d52019-03-25 17:25:02 +010015#include <linux/sizes.h>
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053016
Gong Qianyu52de2e52015-10-26 19:47:42 +080017#define CONFIG_SYS_FSL_CLK
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053018
Stefan Agner13011752017-04-11 11:12:14 +053019#ifdef CONFIG_VIDEO_FSL_DCU_FB
Stefan Agner13011752017-04-11 11:12:14 +053020#define CONFIG_VIDEO_LOGO
21#define CONFIG_VIDEO_BMP_LOGO
22#define CONFIG_SYS_FSL_DCU_LE
23
24#define CONFIG_SYS_DCU_ADDR DCU0_BASE_ADDR
25#define DCU_LAYER_MAX_NUM 64
26#endif
27
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053028/* NAND support */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053029#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053030
31#define CONFIG_IPADDR 192.168.10.2
32#define CONFIG_NETMASK 255.255.255.0
33#define CONFIG_SERVERIP 192.168.10.1
34
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053035#define CONFIG_FDTADDR 0x84000000
36
37/* We boot from the gfxRAM area of the OCRAM. */
Stefan Agner1faaa3c2017-10-17 13:59:19 +020038#define CONFIG_BOARD_SIZE_LIMIT 520192
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053039
Stefan Agnerc0594832019-03-25 17:25:03 +010040#define MEM_LAYOUT_ENV_SETTINGS \
41 "bootm_size=0x10000000\0" \
42 "fdt_addr_r=0x82000000\0" \
Stefan Agnerc0594832019-03-25 17:25:03 +010043 "kernel_addr_r=0x81000000\0" \
44 "pxefile_addr_r=0x87100000\0" \
45 "ramdisk_addr_r=0x82100000\0" \
46 "scriptaddr=0x87000000\0"
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053047
Igor Opaniukaf80e152019-12-09 12:33:32 +020048#define UBOOT_UPDATE \
49 "update_uboot=nand erase.part u-boot && " \
50 "nand write ${loadaddr} u-boot ${filesize}\0" \
51
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053052#define NFS_BOOTCMD \
53 "nfsargs=ip=:::::eth0: root=/dev/nfs\0" \
54 "nfsboot=run setup; " \
55 "setenv bootargs ${defargs} ${nfsargs} ${mtdparts} " \
56 "${setupargs} ${vidargs}; echo Booting from NFS...;" \
57 "dhcp ${kernel_addr_r} && " \
58 "tftp ${fdt_addr_r} ${soc}-colibri-${fdt_board}.dtb && " \
Sanchayan Maitya48b4272016-12-02 14:28:27 +053059 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053060
Stefan Agnerc0594832019-03-25 17:25:03 +010061#define UBI_BOOTCMD \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053062 "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \
63 "ubi.fm_autoconvert=1\0" \
64 "ubiboot=run setup; " \
65 "setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \
66 "${setupargs} ${vidargs}; echo Booting from NAND...; " \
Sanchayan Maity27e4e102016-11-25 16:19:17 +053067 "ubi part ubi && " \
68 "ubi read ${kernel_addr_r} kernel && " \
69 "ubi read ${fdt_addr_r} dtb && " \
Sanchayan Maitya48b4272016-12-02 14:28:27 +053070 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053071
Igor Opaniukdd3b7b82020-09-14 11:01:09 +030072#define CONFIG_BOOTCOMMAND "run ubiboot || run distro_bootcmd;"
Stefan Agnerc0594832019-03-25 17:25:03 +010073
74#define BOOT_TARGET_DEVICES(func) \
75 func(MMC, mmc, 0) \
76 func(USB, usb, 0) \
77 func(DHCP, dhcp, na)
78#include <config_distro_bootcmd.h>
79#undef BOOTENV_RUN_NET_USB_START
80#define BOOTENV_RUN_NET_USB_START ""
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053081
Sanchayan Maity7755e532015-04-17 18:56:42 +053082#define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4"
83
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053084#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Agnerc0594832019-03-25 17:25:03 +010085 BOOTENV \
86 MEM_LAYOUT_ENV_SETTINGS \
87 NFS_BOOTCMD \
Stefan Agnerc0594832019-03-25 17:25:03 +010088 UBI_BOOTCMD \
Igor Opaniukaf80e152019-12-09 12:33:32 +020089 UBOOT_UPDATE \
Stefan Agnerc0594832019-03-25 17:25:03 +010090 "console=ttyLP0\0" \
Stefan Agnerb093f0f2019-03-25 17:25:07 +010091 "defargs=user_debug=30\0" \
Stefan Agnerc0594832019-03-25 17:25:03 +010092 "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053093 "fdt_board=eval-v3\0" \
Sanchayan Maitya48b4272016-12-02 14:28:27 +053094 "fdt_fixup=;\0" \
Max Krummenacher115d21f2020-06-16 22:20:05 +030095 "kernel_image=zImage\0" \
Stefan Agnerc0594832019-03-25 17:25:03 +010096 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053097 "setsdupdate=mmc rescan && set interface mmc && " \
Stefan Agnerc0594832019-03-25 17:25:03 +010098 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
99 "source ${loadaddr}\0" \
100 "setup=setenv setupargs console=tty1 console=${console}" \
101 ",${baudrate}n8 ${memargs}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530102 "setupdate=run setsdupdate || run setusbupdate\0" \
Stefan Agnerc0594832019-03-25 17:25:03 +0100103 "setusbupdate=usb start && set interface usb && " \
104 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
105 "source ${loadaddr}\0" \
Stefan Agner13011752017-04-11 11:12:14 +0530106 "splashpos=m,m\0" \
Stefan Agnerc0594832019-03-25 17:25:03 +0100107 "video-mode=dcufb:640x480-16@60,monitor=lcd\0"
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530108
109/* Miscellaneous configurable options */
Sanchayan Maity0d92de42015-06-08 12:40:41 +0530110#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530111#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
112
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530113/* Physical memory map */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530114#define PHYS_SDRAM (0x80000000)
Marcel Ziswiler2e3b3d52019-03-25 17:25:02 +0100115#define PHYS_SDRAM_SIZE (256 * SZ_1M)
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530116
117#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
118#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
119#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
120
121#define CONFIG_SYS_INIT_SP_OFFSET \
122 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
123#define CONFIG_SYS_INIT_SP_ADDR \
124 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
125
126/* Environment organization */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530127#ifdef CONFIG_ENV_IS_IN_NAND
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530128#define CONFIG_ENV_RANGE (4 * 64 * 2048)
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530129#endif
130
Sanchayan Maity7755e532015-04-17 18:56:42 +0530131/* USB Host Support */
Sanchayan Maity7755e532015-04-17 18:56:42 +0530132#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
133#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
134
Sanchayan Maity7755e532015-04-17 18:56:42 +0530135/* USB DFU */
Sanchayan Maity7755e532015-04-17 18:56:42 +0530136
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530137#endif /* __CONFIG_H */