Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7406032db5d362aa25e519f9d86e76f8b83fce7b / . / configs / ls1043ardb_defconfig
blob: c72231b307fa9501d8bd3c9f8945e573b309a896 [file] [log] [blame]
Mingkai Hueee86ff2015-10-26 19:47:52 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1043ARDB=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x60100000
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]4CONFIG_FSL_LS_PPA=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]5CONFIG_DISTRO_DEFAULTS=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]7CONFIG_FIT_VERBOSE=y
8CONFIG_OF_BOARD_SETUP=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]9CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]10CONFIG_USE_BOOTARGS=y
11CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]12CONFIG_MISC_INIT_R=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]13CONFIG_CMD_IMLS=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]14CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]15CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]16CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]17CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]18CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]19CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]20CONFIG_CMD_CACHE=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]21CONFIG_MP=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]22CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Gong Qianyu5e847792015-11-11 17:58:36 +0800[diff] [blame]23CONFIG_OF_CONTROL=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame^]24CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-rdb"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]25CONFIG_ENV_IS_IN_FLASH=y
Gong Qianyu8a43f132015-11-11 17:58:39 +0800[diff] [blame]26CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]27CONFIG_FSL_CAAM=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]28CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]29CONFIG_MTD_NOR_FLASH=y
Gong Qianyu8a43f132015-11-11 17:58:39 +0800[diff] [blame]30CONFIG_SPI_FLASH=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]31CONFIG_PHYLIB=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]32CONFIG_PHY_GIGE=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]33CONFIG_E1000=y
34CONFIG_PCI=y
35CONFIG_DM_PCI=y
36CONFIG_DM_PCI_COMPAT=y
37CONFIG_PCIE_LAYERSCAPE=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]38CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]39CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]40CONFIG_DM_SPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]41CONFIG_USB=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]42CONFIG_DM_USB=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]43CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]44CONFIG_USB_XHCI_DWC3=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]45CONFIG_USB_STORAGE=y