Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 736612ee7581d01af60f8a7f25a0a0bfd65ba7b2 / . / configs / ls2080aqds_sdcard_defconfig
blob: 52566582ca39bf24095838861a5755b13a228722 [file] [log] [blame]
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]3CONFIG_GIC_V3_ITS=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]4CONFIG_TARGET_LS2080AQDS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x80400000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x0220000
Tom Rini324cf142022-04-07 12:33:23 -0400[diff] [blame]7CONFIG_SYS_MALLOC_F_LEN=0x400
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=3
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_ENV_SIZE=0x20000
12CONFIG_ENV_OFFSET=0x300000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="fsl-ls2080a-qds"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x1800a000
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]15CONFIG_FSL_LS_PPA=y
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]16CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]17CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]18CONFIG_SPL_DRIVERS_MISC=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]19CONFIG_SPL=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]20CONFIG_AHCI=y
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]21CONFIG_FSL_USE_PCA9547_MUX=y
22CONFIG_FSL_QIXIS=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]23CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
24CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1800fff0
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]25CONFIG_REMAKE_ELF=y
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]26CONFIG_SYS_MONITOR_LEN=1048576
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]27CONFIG_MP=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]28CONFIG_FIT_VERBOSE=y
29CONFIG_OF_BOARD_SETUP=y
30CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]31CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]32CONFIG_SD_BOOT=y
33CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]34CONFIG_USE_BOOTARGS=y
35CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]36CONFIG_BOOTCOMMAND="mmc read 0x80200000 0x6800 0x800; fsl_mc apply dpl 0x80200000 && mmc read $kernel_load $kernel_start $kernel_size && bootm $kernel_load"
Tom Rini356c6742022-03-18 08:38:20 -0400[diff] [blame]37CONFIG_RESET_PHY_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]38CONFIG_SPL_MAX_SIZE=0x16000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]39CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
40CONFIG_SPL_BSS_START_ADDR=0x80100000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]41CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]42# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
43CONFIG_SPL_STACK=0x18009ff0
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]44CONFIG_SYS_SPL_MALLOC=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]45CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
46CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x8b0
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]47CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]48CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]49CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]50CONFIG_SPL_TARGET="u-boot-with-spl.bin"
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]51CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]52CONFIG_SYS_PBSIZE=532
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]53CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]54CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]55CONFIG_CMD_I2C=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]56CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]57CONFIG_CMD_NAND=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]58CONFIG_CMD_PCI=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]59CONFIG_CMD_USB=y
60# CONFIG_CMD_SETEXPR is not set
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]61CONFIG_CMD_CACHE=y
62CONFIG_CMD_DATE=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]63CONFIG_OF_CONTROL=y
64CONFIG_OF_EMBED=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]65CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]66CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]67CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]68CONFIG_USE_ETHPRIME=y
69CONFIG_ETHPRIME="DPMAC1@xgmii"
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]70CONFIG_NET_RANDOM_ETHADDR=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]71CONFIG_SATA=y
Peng Ma1c4bf2f2019-01-30 19:17:44 +0800[diff] [blame]72CONFIG_SATA_CEVA=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]73CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini3210bdc2022-03-30 18:07:31 -0400[diff] [blame]74CONFIG_DIMM_SLOTS_PER_CTLR=2
Tom Rinif839dd02022-07-31 21:08:22 -0400[diff] [blame]75CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS=2
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]76CONFIG_DDR_ECC=y
77CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinic934e5e2022-07-23 13:05:12 -0400[diff] [blame]78CONFIG_SYS_FSL_DDR_INTLV_256B=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]79CONFIG_SYS_I2C_LEGACY=y
Tom Rini714482a2021-08-18 23:12:25 -0400[diff] [blame]80CONFIG_SYS_I2C_EARLY_INIT=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]81CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]82CONFIG_FSL_ESDHC=y
Tom Rinibdd47f32022-06-16 14:04:38 -0400[diff] [blame]83CONFIG_ESDHC_DETECT_QUIRK=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]84CONFIG_MTD=y
85CONFIG_MTD_RAW_NAND=y
Tom Rinia73788c2021-09-22 14:50:37 -0400[diff] [blame]86CONFIG_NAND_FSL_IFC=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]87CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Rini66c6feb2022-11-12 17:36:47 -0500[diff] [blame]88CONFIG_SYS_NAND_MAX_OOBFREE=2
89CONFIG_SYS_NAND_MAX_ECCPOS=256
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]90CONFIG_DM_SPI_FLASH=y
Rajat Srivastava36f09912019-04-24 18:15:12 +0530[diff] [blame]91# CONFIG_SPI_FLASH_BAR is not set
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]92CONFIG_SPI_FLASH_SPANSION=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]93CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]94CONFIG_PHYLIB_10G=y
95CONFIG_PHY_REALTEK=y
96CONFIG_PHY_TERANETICS=y
97CONFIG_PHY_VITESSE=y
Tom Rini33ae6a72022-07-23 13:05:10 -0400[diff] [blame]98CONFIG_FSL_MEMAC=y
99CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]100CONFIG_PHY_GIGE=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]101CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]102CONFIG_MII=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]103CONFIG_NVME_PCI=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]104CONFIG_PCI=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]105CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]106CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]107CONFIG_RTC_ENABLE_32KHZ_OUTPUT=y
Tom Rinif27b7962022-11-19 18:45:31 -0500[diff] [blame]108CONFIG_RTC_DS3231=y
Peng Ma1c4bf2f2019-01-30 19:17:44 +0800[diff] [blame]109CONFIG_DM_SCSI=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]110CONFIG_SYS_NS16550_SERIAL=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]111CONFIG_SPI=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]112CONFIG_DM_SPI=y
113CONFIG_FSL_QSPI=y
114CONFIG_USB=y
Santan Kumar1afa9002017-05-05 15:42:29 +0530[diff] [blame]115CONFIG_USB_XHCI_HCD=y
116CONFIG_USB_XHCI_DWC3=y