Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 7119ba78fc0c9fbd9783227868fe4137184095fe / . / include / configs / sun7i.h
blob: f817f73076ec7746ee90e4505ce9ffbc87402214 [file] [log] [blame]
Ian Campbell6efe3692014-05-05 11:52:26 +0100[diff] [blame]1/*
2 * (C) Copyright 2012-2013 Henrik Nordstrom <henrik@henriknordstrom.net>
3 * (C) Copyright 2013 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
4 *
5 * Configuration settings for the Allwinner A20 (sun7i) CPU
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * A20 specific configuration
14 */
Henrik Nordstromaa382ad2014-06-13 22:55:50 +0200[diff] [blame]15#define CONFIG_CLK_FULL_SPEED 912000000
Ian Campbell6efe3692014-05-05 11:52:26 +0100[diff] [blame]16
Roman Byshko5d6e0532014-07-24 22:54:23 +0200[diff] [blame]17#ifdef CONFIG_USB_EHCI
18#define CONFIG_USB_EHCI_SUNXI
Roman Byshko5d6e0532014-07-24 22:54:23 +0200[diff] [blame]19#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Roman Byshko5d6e0532014-07-24 22:54:23 +0200[diff] [blame]20#endif
21
Marc Zyngier0237c632014-07-18 21:06:38 +0100[diff] [blame]22#define CONFIG_ARMV7_PSCI 1
Marc Zyngier0237c632014-07-18 21:06:38 +0100[diff] [blame]23#define CONFIG_ARMV7_SECURE_BASE SUNXI_SRAM_B_BASE
Marc Zyngierabf5b312014-07-18 21:06:39 +0100[diff] [blame]24#define CONFIG_SYS_CLK_FREQ 24000000
Xiubo Libbd7d462014-12-11 11:15:26 -0800[diff] [blame]25#define CONFIG_TIMER_CLK_FREQ CONFIG_SYS_CLK_FREQ
Marc Zyngier0237c632014-07-18 21:06:38 +0100[diff] [blame]26
Ian Campbell6efe3692014-05-05 11:52:26 +0100[diff] [blame]27/*
28 * Include common sunxi configuration where most the settings are
29 */
30#include <configs/sunxi-common.h>
31
Siarhei Siamashka15aca902015-02-21 07:34:09 +0200[diff] [blame]32#define CONFIG_MACH_TYPE (4283 | ((CONFIG_MACH_TYPE_COMPAT_REV) << 28))
33
Ian Campbell6efe3692014-05-05 11:52:26 +0100[diff] [blame]34#endif /* __CONFIG_H */