blob: a902b845744707e64fb5a064c6039bc93b0150d9 [file] [log] [blame]
Ian Campbell6efe3692014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2013 Henrik Nordstrom <henrik@henriknordstrom.net>
3 * (C) Copyright 2013 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
4 *
5 * Configuration settings for the Allwinner A20 (sun7i) CPU
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * A20 specific configuration
14 */
15#define CONFIG_SUN7I /* sun7i SoC generation */
Henrik Nordstromaa382ad2014-06-13 22:55:50 +020016#define CONFIG_CLK_FULL_SPEED 912000000
Ian Campbell6efe3692014-05-05 11:52:26 +010017
18#define CONFIG_SYS_PROMPT "sun7i# "
19
Roman Byshko5d6e0532014-07-24 22:54:23 +020020#ifdef CONFIG_USB_EHCI
21#define CONFIG_USB_EHCI_SUNXI
22
23#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
24#ifndef CONFIG_SUNXI_USB_VBUS0_GPIO
25#define CONFIG_SUNXI_USB_VBUS0_GPIO SUNXI_GPH(6)
26#endif
27#ifndef CONFIG_SUNXI_USB_VBUS1_GPIO
28#define CONFIG_SUNXI_USB_VBUS1_GPIO SUNXI_GPH(3)
29#endif
30#endif
31
Marc Zyngier0237c632014-07-18 21:06:38 +010032#define CONFIG_ARMV7_VIRT 1
33#define CONFIG_ARMV7_NONSEC 1
34#define CONFIG_ARMV7_PSCI 1
35#define CONFIG_ARMV7_PSCI_NR_CPUS 2
36#define CONFIG_ARMV7_SECURE_BASE SUNXI_SRAM_B_BASE
Marc Zyngierabf5b312014-07-18 21:06:39 +010037#define CONFIG_SYS_CLK_FREQ 24000000
Marc Zyngier0237c632014-07-18 21:06:38 +010038
Ian Campbell6efe3692014-05-05 11:52:26 +010039/*
40 * Include common sunxi configuration where most the settings are
41 */
42#include <configs/sunxi-common.h>
43
44#endif /* __CONFIG_H */