blob: 513e6552548afd6149a10827dbb5792d9eecc0a9 [file] [log] [blame]
Heiko Schochercfcad352013-12-02 07:47:22 +01001/*
2 * Common board functions for Siemens TAURUS (AT91SAM9G20) based boards
3 * (C) Copyright 2013 Siemens AG
4 *
5 * Based on:
6 * U-Boot file: include/configs/at91sam9260ek.h
7 *
8 * (C) Copyright 2007-2008
9 * Stelian Pop <stelian@popies.net>
10 * Lead Tech Design <www.leadtechdesign.com>
11 *
12 * SPDX-License-Identifier: GPL-2.0+
13 */
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17
18/*
19 * SoC must be defined first, before hardware.h is included.
20 * In this case SoC is defined in boards.cfg.
21 */
22#include <asm/hardware.h>
Heiko Schocherb7773572015-08-21 18:53:46 +020023#include <linux/sizes.h>
Heiko Schochercfcad352013-12-02 07:47:22 +010024
Heiko Schocher67067172014-11-18 09:41:57 +010025#if defined(CONFIG_SPL_BUILD)
26#define CONFIG_SYS_THUMB_BUILD
27#define CONFIG_SYS_ICACHE_OFF
28#define CONFIG_SYS_DCACHE_OFF
29#endif
Heiko Schochercfcad352013-12-02 07:47:22 +010030/*
31 * Warning: changing CONFIG_SYS_TEXT_BASE requires
32 * adapting the initial boot program.
33 * Since the linker has to swallow that define, we must use a pure
34 * hex number here!
35 */
36
Heiko Schocher5453c6c2014-10-31 08:31:05 +010037#define CONFIG_SYS_TEXT_BASE 0x21000000
Heiko Schochercfcad352013-12-02 07:47:22 +010038
39/* ARM asynchronous clock */
40#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
41#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* main clock xtal */
Heiko Schochercfcad352013-12-02 07:47:22 +010042
43/* Misc CPU related */
44#define CONFIG_ARCH_CPU_INIT
45#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
46#define CONFIG_SETUP_MEMORY_TAGS
47#define CONFIG_INITRD_TAG
Heiko Schocher649d8102016-05-25 07:23:48 +020048#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
Heiko Schochercfcad352013-12-02 07:47:22 +010049#define CONFIG_BOARD_EARLY_INIT_F
50#define CONFIG_DISPLAY_CPUINFO
51
Heiko Schochercfcad352013-12-02 07:47:22 +010052/* general purpose I/O */
53#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
54#define CONFIG_AT91_GPIO
55#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
56
57/* serial console */
58#define CONFIG_ATMEL_USART
59#define CONFIG_USART_BASE ATMEL_BASE_DBGU
60#define CONFIG_USART_ID ATMEL_ID_SYS
61#define CONFIG_BAUDRATE 115200
62
Heiko Schochercfcad352013-12-02 07:47:22 +010063
64/*
65 * Command line configuration.
66 */
Heiko Schochercfcad352013-12-02 07:47:22 +010067#define CONFIG_CMD_NAND
68
69/*
70 * SDRAM: 1 bank, min 32, max 128 MB
71 * Initialized before u-boot gets started.
72 */
73#define CONFIG_NR_DRAM_BANKS 1
74#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
Heiko Schocher6dcb3622015-08-21 18:55:07 +020075#define CONFIG_SYS_SDRAM_SIZE (128 * SZ_1M)
Heiko Schochercfcad352013-12-02 07:47:22 +010076
77/*
78 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
79 * leaving the correct space for initial global data structure above
80 * that address while providing maximum stack area below.
81 */
Heiko Schocher6dcb3622015-08-21 18:55:07 +020082#define CONFIG_SYS_INIT_SP_ADDR \
Heiko Schochercfcad352013-12-02 07:47:22 +010083 (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
84
85/* NAND flash */
86#ifdef CONFIG_CMD_NAND
87#define CONFIG_NAND_ATMEL
88#define CONFIG_SYS_MAX_NAND_DEVICE 1
89#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
90#define CONFIG_SYS_NAND_DBW_8
91#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
92#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
93#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
94#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
95#endif
96
97/* NOR flash - no real flash on this board */
98#define CONFIG_SYS_NO_FLASH 1
99
100/* Ethernet */
101#define CONFIG_MACB
Wenyou Yang7b811852016-05-17 13:11:35 +0800102#define CONFIG_PHYLIB
Heiko Schochercfcad352013-12-02 07:47:22 +0100103#define CONFIG_RMII
104#define CONFIG_AT91_WANTS_COMMON_PHY
105
Heiko Schocherc6af5c02015-01-21 08:38:23 +0100106#define CONFIG_AT91SAM9_WATCHDOG
Heiko Schocher6dcb3622015-08-21 18:55:07 +0200107#define CONFIG_AT91_HW_WDT_TIMEOUT 15
Heiko Schocherc6af5c02015-01-21 08:38:23 +0100108#if !defined(CONFIG_SPL_BUILD)
109/* Enable the watchdog */
110#define CONFIG_HW_WATCHDOG
111#endif
112
Heiko Schochercfcad352013-12-02 07:47:22 +0100113/* USB */
114#if defined(CONFIG_BOARD_TAURUS)
115#define CONFIG_USB_ATMEL
Heiko Schochercf5137c2015-09-08 11:52:52 +0200116#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
Heiko Schochercfcad352013-12-02 07:47:22 +0100117#define CONFIG_USB_OHCI_NEW
118#define CONFIG_SYS_USB_OHCI_CPU_INIT
119#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000
120#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
121#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
122#define CONFIG_USB_STORAGE
Heiko Schochercf5137c2015-09-08 11:52:52 +0200123
124/* USB DFU support */
125#define CONFIG_CMD_MTDPARTS
126#define CONFIG_MTD_DEVICE
127#define CONFIG_MTD_PARTITIONS
128
Heiko Schochercf5137c2015-09-08 11:52:52 +0200129#define CONFIG_USB_GADGET_AT91
130
131/* DFU class support */
Heiko Schochercf5137c2015-09-08 11:52:52 +0200132#define CONFIG_USB_FUNCTION_DFU
133#define CONFIG_DFU_NAND
Heiko Schochercf5137c2015-09-08 11:52:52 +0200134#define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
135#define DFU_MANIFEST_POLL_TIMEOUT 25000
Heiko Schochercfcad352013-12-02 07:47:22 +0100136#endif
137
Heiko Schocher398b45b2014-10-31 08:30:56 +0100138/* SPI EEPROM */
139#define CONFIG_SPI
Heiko Schocher398b45b2014-10-31 08:30:56 +0100140#define CONFIG_ATMEL_SPI
Heiko Schocher398b45b2014-10-31 08:30:56 +0100141#define TAURUS_SPI_MASK (1 << 4)
142#define TAURUS_SPI_CS_PIN AT91_PIN_PA3
143
Heiko Schocher6f2a3252014-11-18 09:41:58 +0100144#if defined(CONFIG_SPL_BUILD)
145/* SPL related */
146#undef CONFIG_SPL_OS_BOOT /* Not supported by existing map */
147#define CONFIG_SPL_SPI_SUPPORT
148#define CONFIG_SPL_SPI_FLASH_SUPPORT
149#define CONFIG_SPL_SPI_LOAD
150#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
151
152#define CONFIG_SF_DEFAULT_BUS 0
Heiko Schocher6dcb3622015-08-21 18:55:07 +0200153#define CONFIG_SF_DEFAULT_SPEED 1000000
154#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
Heiko Schocher6f2a3252014-11-18 09:41:58 +0100155#endif
156
Heiko Schochercfcad352013-12-02 07:47:22 +0100157/* load address */
158#define CONFIG_SYS_LOAD_ADDR 0x22000000
159
160/* bootstrap in spi flash , u-boot + env + linux in nandflash */
161#define CONFIG_ENV_IS_IN_NAND
162#define CONFIG_ENV_OFFSET 0x100000
163#define CONFIG_ENV_OFFSET_REDUND 0x180000
Heiko Schocher6dcb3622015-08-21 18:55:07 +0200164#define CONFIG_ENV_SIZE (SZ_128K) /* 1 sector = 128 kB */
Heiko Schochercfcad352013-12-02 07:47:22 +0100165#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x300000; bootm"
Heiko Schocherb7773572015-08-21 18:53:46 +0200166
167#if defined(CONFIG_BOARD_TAURUS)
168#define CONFIG_BOOTARGS_TAURUS \
Heiko Schochercfcad352013-12-02 07:47:22 +0100169 "console=ttyS0,115200 earlyprintk " \
170 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
171 "256k(env),256k(env_redundant),256k(spare)," \
172 "512k(dtb),6M(kernel)ro,-(rootfs) " \
173 "root=/dev/mtdblock7 rw rootfstype=jffs2"
Heiko Schocherb7773572015-08-21 18:53:46 +0200174#endif
175
176#if defined(CONFIG_BOARD_AXM)
177#define CONFIG_BOOTARGS_AXM \
178 "\0" \
179 "addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:" \
180 "${gatewayip}:${netmask}:${hostname}:${netdev}::off\0" \
181 "addtest=setenv bootargs ${bootargs} loglevel=4 test\0" \
182 "baudrate=115200\0" \
183 "boot_file=setenv bootfile /${project_dir}/kernel/uImage\0" \
184 "boot_retries=0\0" \
185 "bootcmd=run flash_self\0" \
186 "bootdelay=3\0" \
187 "ethact=macb0\0" \
188 "flash_nfs=run nand_kernel;run nfsargs;run addip;upgrade_available;"\
189 "bootm ${kernel_ram};reset\0" \
190 "flash_self=run nand_kernel;run setbootargs;upgrade_available;" \
191 "bootm ${kernel_ram};reset\0" \
192 "flash_self_test=run nand_kernel;run setbootargs addtest; " \
193 "upgrade_available;bootm ${kernel_ram};reset\0" \
194 "hostname=systemone\0" \
195 "kernel_Off=0x00200000\0" \
196 "kernel_Off_fallback=0x03800000\0" \
197 "kernel_ram=0x21500000\0" \
198 "kernel_size=0x00400000\0" \
199 "kernel_size_fallback=0x00400000\0" \
200 "loads_echo=1\0" \
201 "nand_kernel=nand read.e ${kernel_ram} ${kernel_Off} " \
202 "${kernel_size}\0" \
203 "net_nfs=run boot_file;tftp ${kernel_ram} ${bootfile};" \
204 "run nfsargs;run addip;upgrade_available;bootm " \
205 "${kernel_ram};reset\0" \
206 "netdev=eth0\0" \
207 "nfsargs=run root_path;setenv bootargs ${bootargs} " \
208 "root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
209 "at91sam9_wdt.wdt_timeout=16\0" \
210 "partitionset_active=A\0" \
211 "preboot=echo;echo Type 'run flash_self' to use kernel and root "\
212 "filesystem on memory;echo Type 'run flash_nfs' to use kernel " \
213 "from memory and root filesystem over NFS;echo Type 'run net_nfs' "\
214 "to get Kernel over TFTP and mount root filesystem over NFS;echo\0"\
215 "project_dir=systemone\0" \
216 "root_path=setenv rootpath /home/projects/${project_dir}/rootfs\0"\
217 "rootfs=/dev/mtdblock5\0" \
218 "rootfs_fallback=/dev/mtdblock7\0" \
219 "setbootargs=setenv bootargs ${bootargs} console=ttyMTD,mtdoops "\
220 "root=${rootfs} rootfstype=jffs2 panic=7 " \
221 "at91sam9_wdt.wdt_timeout=16\0" \
222 "stderr=serial\0" \
223 "stdin=serial\0" \
224 "stdout=serial\0" \
225 "upgrade_available=0\0"
226#endif
227
228#if defined(CONFIG_BOARD_TAURUS)
229#define CONFIG_BOOTARGS CONFIG_BOOTARGS_TAURUS
230#endif
231
232#if defined(CONFIG_BOARD_AXM)
233#define CONFIG_BOOTARGS CONFIG_BOOTARGS_AXM
234#endif
Heiko Schochercfcad352013-12-02 07:47:22 +0100235
Heiko Schochercfcad352013-12-02 07:47:22 +0100236#define CONFIG_SYS_CBSIZE 256
237#define CONFIG_SYS_MAXARGS 16
238#define CONFIG_SYS_PBSIZE \
239 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
240#define CONFIG_SYS_LONGHELP
241#define CONFIG_CMDLINE_EDITING
242#define CONFIG_AUTO_COMPLETE
243
244/*
245 * Size of malloc() pool
246 */
247#define CONFIG_SYS_MALLOC_LEN \
Heiko Schochercf5137c2015-09-08 11:52:52 +0200248 ROUND(3 * CONFIG_ENV_SIZE + SZ_4M, 0x1000)
Heiko Schochercfcad352013-12-02 07:47:22 +0100249
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100250/* Defines for SPL */
251#define CONFIG_SPL_FRAMEWORK
252#define CONFIG_SPL_TEXT_BASE 0x0
Heiko Schocherb7773572015-08-21 18:53:46 +0200253#define CONFIG_SPL_MAX_SIZE (31 * SZ_512)
254#define CONFIG_SPL_STACK (ATMEL_BASE_SRAM1 + SZ_16K)
Heiko Schocher6f2a3252014-11-18 09:41:58 +0100255#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_TEXT_BASE - \
256 CONFIG_SYS_MALLOC_LEN)
257#define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100258
259#define CONFIG_SPL_BSS_START_ADDR CONFIG_SPL_MAX_SIZE
Heiko Schocher6dcb3622015-08-21 18:55:07 +0200260#define CONFIG_SPL_BSS_MAX_SIZE (3 * SZ_512)
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100261
262#define CONFIG_SPL_LIBCOMMON_SUPPORT
263#define CONFIG_SPL_LIBGENERIC_SUPPORT
264#define CONFIG_SPL_SERIAL_SUPPORT
265
266#define CONFIG_SPL_BOARD_INIT
267#define CONFIG_SPL_GPIO_SUPPORT
268#define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14)
269#define CONFIG_SPL_NAND_SUPPORT
270#define CONFIG_SYS_USE_NANDFLASH 1
271#define CONFIG_SPL_NAND_DRIVERS
272#define CONFIG_SPL_NAND_BASE
273#define CONFIG_SPL_NAND_ECC
274#define CONFIG_SPL_NAND_RAW_ONLY
275#define CONFIG_SPL_NAND_SOFTECC
276#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
Heiko Schochercf5137c2015-09-08 11:52:52 +0200277#define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100278#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
279#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
280#define CONFIG_SYS_NAND_5_ADDR_CYCLE
281
Heiko Schocher6dcb3622015-08-21 18:55:07 +0200282#define CONFIG_SYS_NAND_SIZE (256 * SZ_1M)
283#define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
284#define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100285#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
286 CONFIG_SYS_NAND_PAGE_SIZE)
287#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
288#define CONFIG_SYS_NAND_ECCSIZE 256
289#define CONFIG_SYS_NAND_ECCBYTES 3
290#define CONFIG_SYS_NAND_OOBSIZE 64
291#define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
292 48, 49, 50, 51, 52, 53, 54, 55, \
293 56, 57, 58, 59, 60, 61, 62, 63, }
294
Heiko Schocher5453c6c2014-10-31 08:31:05 +0100295#define CONFIG_SPL_ATMEL_SIZE
296#define CONFIG_SYS_MASTER_CLOCK 132096000
297#define AT91_PLL_LOCK_TIMEOUT 1000000
298#define CONFIG_SYS_AT91_PLLA 0x202A3F01
299#define CONFIG_SYS_MCKR 0x1300
300#define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR)
301#define CONFIG_SYS_AT91_PLLB 0x10193F05
Heiko Schocherb7773572015-08-21 18:53:46 +0200302
Heiko Schochercfcad352013-12-02 07:47:22 +0100303#endif