blob: 14549dd1a0c04f8b0e650bc4b08a6c938cdfecda [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +02002/*
3 * Copyright (C) 2013 Samsung Electronics
4 * Sanghee Kim <sh0130.kim@samsung.com>
5 * Piotr Wilczek <p.wilczek@samsung.com>
6 *
7 * Configuation settings for the SAMSUNG TRATS2 (EXYNOS4412) board.
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +02008 */
9
Piotr Wilczek87d2e782014-03-07 14:59:49 +010010#ifndef __CONFIG_TRATS2_H
11#define __CONFIG_TRATS2_H
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020012
Simon Glassbe165002014-10-07 22:01:44 -060013#include <configs/exynos4-common.h>
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020014
Piotr Wilczek87d2e782014-03-07 14:59:49 +010015#define CONFIG_TIZEN /* TIZEN lib */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020016
Łukasz Majewski706dfa02014-01-14 08:02:26 +010017#define CONFIG_SYS_L2CACHE_OFF
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020018#ifndef CONFIG_SYS_L2CACHE_OFF
19#define CONFIG_SYS_L2_PL310
20#define CONFIG_SYS_PL310_BASE 0x10502000
21#endif
22
Piotr Wilczek87d2e782014-03-07 14:59:49 +010023/* TRATS2 has 4 banks of DRAM */
Piotr Wilczek87d2e782014-03-07 14:59:49 +010024#define CONFIG_SYS_SDRAM_BASE 0x40000000
25#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
26#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
27/* memtest works on */
Piotr Wilczek87d2e782014-03-07 14:59:49 +010028#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020029
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020030/* select serial console configuration */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020031
Piotr Wilczek87d2e782014-03-07 14:59:49 +010032/* Console configuration */
Piotr Wilczek9317ba12013-11-12 15:22:46 +010033
Łukasz Majewskif106bf52015-04-01 12:34:30 +020034#define CONFIG_BOOTCOMMAND "run autoboot"
Seung-Woo Kimffa95d42018-11-20 14:54:39 +090035#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
Piotr Wilczek0c2ba4c2013-11-21 15:46:45 +010036
Piotr Wilczek87d2e782014-03-07 14:59:49 +010037#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
38 - GENERATED_GBL_DATA_SIZE)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020039
Piotr Wilczek87d2e782014-03-07 14:59:49 +010040#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020041
Piotr Wilczek87d2e782014-03-07 14:59:49 +010042#define CONFIG_SYS_MONITOR_BASE 0x00000000
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020043
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020044/* Tizen - partitions definitions */
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010045#define PARTS_CSA "csa-mmc"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020046#define PARTS_BOOT "boot"
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010047#define PARTS_QBOOT "qboot"
Piotr Wilczek953b8422013-11-27 11:11:02 +010048#define PARTS_CSC "csc"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020049#define PARTS_ROOT "platform"
50#define PARTS_DATA "data"
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020051#define PARTS_UMS "ums"
52
53#define PARTS_DEFAULT \
Piotr Wilczek5539e1e2013-12-30 09:40:40 +010054 "uuid_disk=${uuid_gpt_disk};" \
Piotr Wilczek953b8422013-11-27 11:11:02 +010055 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010056 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
57 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020058 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
Piotr Wilczek953b8422013-11-27 11:11:02 +010059 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010060 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020061 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
62
Piotr Wilczek9317ba12013-11-12 15:22:46 +010063#define CONFIG_DFU_ALT \
Mateusz Zalega0ab80bf2014-04-28 21:13:25 +020064 "u-boot raw 0x80 0x800;" \
Łukasz Majewskib7afe212014-07-22 10:17:06 +020065 "/uImage ext4 0 2;" \
66 "/modem.bin ext4 0 2;" \
67 "/exynos4412-trats2.dtb ext4 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010068 ""PARTS_CSA" part 0 1;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010069 ""PARTS_BOOT" part 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010070 ""PARTS_QBOOT" part 0 3;" \
71 ""PARTS_CSC" part 0 4;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010072 ""PARTS_ROOT" part 0 5;" \
73 ""PARTS_DATA" part 0 6;" \
Przemyslaw Marczakea60f022014-01-22 12:02:47 +010074 ""PARTS_UMS" part 0 7;" \
Łukasz Majewskif106bf52015-04-01 12:34:30 +020075 "params.bin raw 0x38 0x8;" \
76 "/Image.itb ext4 0 2\0"
Piotr Wilczek9317ba12013-11-12 15:22:46 +010077
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020078#define CONFIG_EXTRA_ENV_SETTINGS \
79 "bootk=" \
Piotr Wilczek155f67d2014-01-22 15:54:37 +010080 "run loaduimage;" \
81 "if run loaddtb; then " \
82 "bootm 0x40007FC0 - ${fdtaddr};" \
83 "fi;" \
84 "bootm 0x40007FC0;\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020085 "updatebackup=" \
Jaehoon Chung92441af2014-04-30 09:09:15 +090086 "mmc dev 0 2; mmc write 0x51000000 0 0x800;" \
87 " mmc dev 0 0\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020088 "updatebootb=" \
Jaehoon Chung92441af2014-04-30 09:09:15 +090089 "mmc read 0x51000000 0x80 0x800; run updatebackup\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020090 "mmcboot=" \
91 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
92 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
Piotr Wilczek155f67d2014-01-22 15:54:37 +010093 "run bootk\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020094 "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
95 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
96 "verify=n\0" \
97 "rootfstype=ext4\0" \
Seung-Woo Kimffa95d42018-11-20 14:54:39 +090098 "console=" CONFIG_DEFAULT_CONSOLE \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +020099 "kernelname=uImage\0" \
Piotr Wilczek61bba482013-11-27 11:11:00 +0100100 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 " \
101 "${kernelname}\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200102 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
103 "${fdtfile}\0" \
Piotr Wilczek5539e1e2013-12-30 09:40:40 +0100104 "mmcdev=" __stringify(CONFIG_MMC_DEFAULT_DEV) "\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200105 "mmcbootpart=2\0" \
106 "mmcrootpart=5\0" \
107 "opts=always_resume=1\0" \
108 "partitions=" PARTS_DEFAULT \
Piotr Wilczek9317ba12013-11-12 15:22:46 +0100109 "dfu_alt_info=" CONFIG_DFU_ALT \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200110 "uartpath=ap\0" \
111 "usbpath=ap\0" \
112 "consoleon=set console console=ttySAC2,115200n8; save; reset\0" \
113 "consoleoff=set console console=ram; save; reset\0" \
114 "spladdr=0x40000100\0" \
115 "splsize=0x200\0" \
116 "splfile=falcon.bin\0" \
117 "spl_export=" \
118 "setexpr spl_imgsize ${splsize} + 8 ;" \
119 "setenv spl_imgsize 0x${spl_imgsize};" \
120 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
121 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
122 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
123 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
124 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
125 "spl export atags 0x40007FC0;" \
126 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
127 "mw.l ${spl_addr_tmp} ${splsize};" \
128 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
129 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
130 "setenv spl_imgsize;" \
131 "setenv spl_imgaddr;" \
132 "setenv spl_addr_tmp;\0" \
Łukasz Majewskif106bf52015-04-01 12:34:30 +0200133 CONFIG_EXTRA_ENV_ITB \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200134 "fdtaddr=40800000\0" \
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200135
Albert ARIBAUDb8fb7b82014-04-08 09:25:08 +0200136/* GPT */
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200137
Przemyslaw Marczaka537a852014-03-25 10:58:22 +0100138/* Security subsystem - enable hw_rand() */
139#define CONFIG_EXYNOS_ACE_SHA
Przemyslaw Marczaka537a852014-03-25 10:58:22 +0100140
Przemyslaw Marczak283a3202014-01-22 11:24:12 +0100141/* Common misc for Samsung */
142#define CONFIG_MISC_COMMON
143
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100144/* Download menu - Samsung common */
145#define CONFIG_LCD_MENU
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100146
147/* Download menu - definitions for check keys */
148#ifndef __ASSEMBLY__
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100149
150#define KEY_PWR_PMIC_NAME "MAX77686_PMIC"
151#define KEY_PWR_STATUS_REG MAX77686_REG_PMIC_STATUS1
152#define KEY_PWR_STATUS_MASK (1 << 0)
153#define KEY_PWR_INTERRUPT_REG MAX77686_REG_PMIC_INT1
154#define KEY_PWR_INTERRUPT_MASK (1 << 1)
155
Akshay Saraswatbbb1a622014-05-13 10:30:15 +0530156#define KEY_VOL_UP_GPIO EXYNOS4X12_GPIO_X22
157#define KEY_VOL_DOWN_GPIO EXYNOS4X12_GPIO_X33
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100158#endif /* __ASSEMBLY__ */
159
160/* LCD console */
161#define LCD_BPP LCD_COLOR16
Przemyslaw Marczakd87efc92014-01-22 11:24:19 +0100162
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200163/* LCD */
Przemyslaw Marczak42c54e72014-01-22 11:24:16 +0100164#define CONFIG_BMP_16BPP
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200165#define CONFIG_FB_ADDR 0x52504000
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200166#define CONFIG_EXYNOS_MIPI_DSIM
167#define CONFIG_VIDEO_BMP_GZIP
Przemyslaw Marczak02f4a092013-11-29 18:30:43 +0100168#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200169
Piotr Wilczek2b3c92a2013-09-20 15:01:27 +0200170#endif /* __CONFIG_H */