Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6b6b05afcb043520b4960052b582c05cc6044a9e / . / configs / ls1012aqds_tfa_defconfig
blob: 3531fa7b9392894e74f1afe1c44ab5cb0f94a43e [file] [log] [blame]
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AQDS=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini56fd1e12020-11-30 12:50:32 -0500[diff] [blame]7CONFIG_SYS_MEMTEST_START=0x80000000
8CONFIG_SYS_MEMTEST_END=0x9fffffff
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]9CONFIG_ENV_SIZE=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_OFFSET=0x500000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-qds"
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_QSPI_AHB_INIT=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]15CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
16CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
17CONFIG_AHCI=y
18CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]19# CONFIG_SYS_MALLOC_F is not set
20CONFIG_FIT_VERBOSE=y
21CONFIG_OF_BOARD_SETUP=y
22CONFIG_OF_STDOUT_VIA_ALIAS=y
23CONFIG_BOOTDELAY=10
24CONFIG_USE_BOOTARGS=y
25CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
26# CONFIG_USE_BOOTCOMMAND is not set
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]27# CONFIG_DISPLAY_BOARDINFO is not set
28CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]29CONFIG_MISC_INIT_R=y
Tom Rini4abdf142021-08-17 17:59:41 -0400[diff] [blame]30CONFIG_ID_EEPROM=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]31CONFIG_CMD_GREPENV=y
32CONFIG_CMD_EEPROM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]33CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
34CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]35CONFIG_CMD_MEMINFO=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]36CONFIG_CMD_MEMTEST=y
37CONFIG_CMD_GPT=y
38CONFIG_CMD_I2C=y
39CONFIG_CMD_MMC=y
40CONFIG_CMD_PCI=y
Patrick Delaunay5a6b52b2019-02-27 15:20:37 +0100[diff] [blame]41CONFIG_CMD_SPI=y
42CONFIG_DEFAULT_SPI_BUS=1
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]43CONFIG_CMD_USB=y
44# CONFIG_CMD_SETEXPR is not set
45CONFIG_CMD_CACHE=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]46CONFIG_OF_CONTROL=y
Kuldeep Singh248a2932020-07-30 15:38:07 +0530[diff] [blame]47CONFIG_ENV_OVERWRITE=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]48CONFIG_ENV_IS_IN_SPI_FLASH=y
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]49CONFIG_ENV_SPI_BUS=0
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]50CONFIG_ENV_SPI_MAX_HZ=1000000
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]51CONFIG_ENV_SPI_MODE=0x03
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]53CONFIG_NET_RANDOM_ETHADDR=y
54CONFIG_DM=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]55CONFIG_SATA=y
Tom Rinif4e64b92022-02-08 23:50:55 +0000[diff] [blame]56CONFIG_SCSI_AHCI=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]57CONFIG_SATA_CEVA=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]58CONFIG_MPC8XXX_GPIO=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]59CONFIG_DM_I2C=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]60CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]61CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]62CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]63CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]64CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]65CONFIG_SF_DEFAULT_BUS=1
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]66CONFIG_SF_DEFAULT_SPEED=10000000
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]67# CONFIG_SPI_FLASH_BAR is not set
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]68CONFIG_SPI_FLASH_EON=y
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]69CONFIG_SPI_FLASH_SPANSION=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]70CONFIG_SPI_FLASH_STMICRO=y
71CONFIG_SPI_FLASH_SST=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]72# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
73CONFIG_FSL_PFE=y
74CONFIG_DM_ETH=y
75CONFIG_E1000=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]76CONFIG_NVME_PCI=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]77CONFIG_PCI=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]78CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]79CONFIG_DM_RTC=y
Heiko Schocherb1f9d2c2020-10-16 10:41:46 +0200[diff] [blame]80CONFIG_RTC_PCF8563=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]81CONFIG_SCSI=y
82CONFIG_DM_SCSI=y
83CONFIG_SYS_NS16550=y
84CONFIG_SPI=y
85CONFIG_DM_SPI=y
86CONFIG_FSL_DSPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]87CONFIG_FSL_QSPI=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]88CONFIG_USB=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]89CONFIG_USB_XHCI_HCD=y
90CONFIG_USB_XHCI_DWC3=y