Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 66cb0d0526216d99b127ba3a5c2aedeafb707dcf / . / configs / mscc_luton_defconfig
blob: d2ce2798f577fd642d23ec4e63b5637099bf1e52 [file] [log] [blame]
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]1CONFIG_MIPS=y
2CONFIG_SYS_TEXT_BASE=0x40000000
3CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini56fd1e12020-11-30 12:50:32 -0500[diff] [blame]4CONFIG_SYS_MEMTEST_START=0x80000000
5CONFIG_SYS_MEMTEST_END=0x87c00000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_SIZE=0x2000
7CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]8CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_DM_GPIO=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]10CONFIG_DEBUG_UART_BOARD_INIT=y
11CONFIG_DEBUG_UART_BASE=0x70100000
12CONFIG_DEBUG_UART_CLOCK=208333333
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]13CONFIG_ENV_OFFSET_REDUND=0x140000
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]14CONFIG_ARCH_MSCC=y
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]15CONFIG_SOC_LUTON=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]16CONFIG_DDRTYPE_MT47H128M8HQ=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="luton_pcb091"
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]18CONFIG_SYS_LITTLE_ENDIAN=y
19CONFIG_MIPS_BOOT_FDT=y
20CONFIG_DEBUG_UART=y
21CONFIG_FIT=y
22CONFIG_BOOTDELAY=3
23CONFIG_USE_BOOTARGS=y
24CONFIG_BOOTARGS="console=ttyS0,115200"
25CONFIG_LOGLEVEL=7
Tom Rini9f8d9a22020-06-16 19:06:14 -0400[diff] [blame]26CONFIG_BOARD_TYPES=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]27CONFIG_DISPLAY_CPUINFO=y
Tom Rini51876ec2020-06-16 19:06:11 -0400[diff] [blame]28CONFIG_BOARD_EARLY_INIT_R=y
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]29CONFIG_SYS_PROMPT="luton # "
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]30# CONFIG_CMD_BDI is not set
31# CONFIG_CMD_CONSOLE is not set
32# CONFIG_CMD_ELF is not set
33# CONFIG_CMD_EXPORTENV is not set
34# CONFIG_CMD_IMPORTENV is not set
35# CONFIG_CMD_CRC32 is not set
36CONFIG_CMD_MD5SUM=y
37CONFIG_CMD_MEMINFO=y
38CONFIG_CMD_MEMTEST=y
39# CONFIG_CMD_FLASH is not set
40CONFIG_CMD_GPIO=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]41CONFIG_CMD_SPI=y
42CONFIG_CMD_DHCP=y
43# CONFIG_NET_TFTP_VARS is not set
44# CONFIG_CMD_NFS is not set
45CONFIG_CMD_PING=y
Lars Povlsen42106af2019-01-08 10:38:34 +0100[diff] [blame]46CONFIG_CMD_TIME=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]47CONFIG_CMD_MTDPARTS=y
48CONFIG_MTDIDS_DEFAULT="nor0=spi_flash"
49CONFIG_MTDPARTS_DEFAULT="mtdparts=spi_flash:512k(UBoot),256k(Env),256k(conf),6m@1m(linux)"
50# CONFIG_ISO_PARTITION is not set
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]51CONFIG_OF_LIST="luton_pcb090 luton_pcb091"
52CONFIG_DTB_RESELECT=y
53CONFIG_MULTI_DTB_FIT=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]54CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]55CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]56CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]57CONFIG_NET_RANDOM_ETHADDR=y
58CONFIG_CLK=y
Lars Povlsene6ce78c2019-01-02 09:52:24 +0100[diff] [blame]59CONFIG_MSCC_SGPIO=y
60CONFIG_LED=y
61CONFIG_LED_GPIO=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]62CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]63CONFIG_DM_SPI_FLASH=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]64CONFIG_SPI_FLASH_BAR=y
65CONFIG_SPI_FLASH_GIGADEVICE=y
66CONFIG_SPI_FLASH_MACRONIX=y
67CONFIG_SPI_FLASH_SPANSION=y
68CONFIG_SPI_FLASH_STMICRO=y
69CONFIG_SPI_FLASH_WINBOND=y
70CONFIG_SPI_FLASH_MTD=y
71CONFIG_DM_ETH=y
Horatiu Vulturb33ecda2019-01-31 15:30:40 +0100[diff] [blame]72CONFIG_MSCC_LUTON_SWITCH=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]73CONFIG_PINCTRL=y
74CONFIG_PINCONF=y
Tom Rini37576b62020-06-16 19:06:21 -0400[diff] [blame]75CONFIG_SPECIFY_CONSOLE_INDEX=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]76CONFIG_DM_SERIAL=y
77CONFIG_DEBUG_UART_SHIFT=2
78CONFIG_SYS_NS16550=y
79CONFIG_SPI=y
80CONFIG_DM_SPI=y
Lars Povlsen42106af2019-01-08 10:38:34 +0100[diff] [blame]81CONFIG_MSCC_BB_SPI=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]82CONFIG_LZMA=y