Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 51876ec72383acbb350a2b85147ec13ec9abe660 / . / configs / mscc_luton_defconfig
blob: 55edb199993bc2f0194ff9427b6c16014385b48c [file] [log] [blame]
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]1CONFIG_MIPS=y
2CONFIG_SYS_TEXT_BASE=0x40000000
3CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x2000
5CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]8CONFIG_DEBUG_UART_BOARD_INIT=y
9CONFIG_DEBUG_UART_BASE=0x70100000
10CONFIG_DEBUG_UART_CLOCK=208333333
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]11CONFIG_ENV_OFFSET_REDUND=0x140000
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]12CONFIG_ARCH_MSCC=y
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]13CONFIG_SOC_LUTON=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]14CONFIG_DDRTYPE_MT47H128M8HQ=y
15CONFIG_SYS_LITTLE_ENDIAN=y
16CONFIG_MIPS_BOOT_FDT=y
17CONFIG_DEBUG_UART=y
18CONFIG_FIT=y
19CONFIG_BOOTDELAY=3
20CONFIG_USE_BOOTARGS=y
21CONFIG_BOOTARGS="console=ttyS0,115200"
22CONFIG_LOGLEVEL=7
23CONFIG_DISPLAY_CPUINFO=y
Tom Rini51876ec2020-06-16 19:06:11 -0400[diff] [blame^]24CONFIG_BOARD_EARLY_INIT_R=y
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]25CONFIG_SYS_PROMPT="luton # "
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]26# CONFIG_CMD_BDI is not set
27# CONFIG_CMD_CONSOLE is not set
28# CONFIG_CMD_ELF is not set
29# CONFIG_CMD_EXPORTENV is not set
30# CONFIG_CMD_IMPORTENV is not set
31# CONFIG_CMD_CRC32 is not set
32CONFIG_CMD_MD5SUM=y
33CONFIG_CMD_MEMINFO=y
34CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]35CONFIG_SYS_MEMTEST_START=0x80000000
36CONFIG_SYS_MEMTEST_END=0x87c00000
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]37# CONFIG_CMD_FLASH is not set
38CONFIG_CMD_GPIO=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]39CONFIG_CMD_SPI=y
40CONFIG_CMD_DHCP=y
41# CONFIG_NET_TFTP_VARS is not set
42# CONFIG_CMD_NFS is not set
43CONFIG_CMD_PING=y
Lars Povlsen42106af2019-01-08 10:38:34 +0100[diff] [blame]44CONFIG_CMD_TIME=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]45CONFIG_CMD_MTDPARTS=y
46CONFIG_MTDIDS_DEFAULT="nor0=spi_flash"
47CONFIG_MTDPARTS_DEFAULT="mtdparts=spi_flash:512k(UBoot),256k(Env),256k(conf),6m@1m(linux)"
48# CONFIG_ISO_PARTITION is not set
49CONFIG_DEFAULT_DEVICE_TREE="luton_pcb091"
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]50CONFIG_OF_LIST="luton_pcb090 luton_pcb091"
51CONFIG_DTB_RESELECT=y
52CONFIG_MULTI_DTB_FIT=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]53CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]54CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]55CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]56CONFIG_NET_RANDOM_ETHADDR=y
57CONFIG_CLK=y
Lars Povlsene6ce78c2019-01-02 09:52:24 +0100[diff] [blame]58CONFIG_MSCC_SGPIO=y
59CONFIG_LED=y
60CONFIG_LED_GPIO=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]61CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]62CONFIG_DM_SPI_FLASH=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]63CONFIG_SPI_FLASH_BAR=y
64CONFIG_SPI_FLASH_GIGADEVICE=y
65CONFIG_SPI_FLASH_MACRONIX=y
66CONFIG_SPI_FLASH_SPANSION=y
67CONFIG_SPI_FLASH_STMICRO=y
68CONFIG_SPI_FLASH_WINBOND=y
69CONFIG_SPI_FLASH_MTD=y
70CONFIG_DM_ETH=y
Horatiu Vulturb33ecda2019-01-31 15:30:40 +0100[diff] [blame]71CONFIG_MSCC_LUTON_SWITCH=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]72CONFIG_PINCTRL=y
73CONFIG_PINCONF=y
74CONFIG_DM_SERIAL=y
75CONFIG_DEBUG_UART_SHIFT=2
76CONFIG_SYS_NS16550=y
77CONFIG_SPI=y
78CONFIG_DM_SPI=y
Lars Povlsen42106af2019-01-08 10:38:34 +0100[diff] [blame]79CONFIG_MSCC_BB_SPI=y
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]80CONFIG_LZMA=y