Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 65635272a3844723455af51809d4c6093d53bc8c / . / drivers / gpio / Kconfig
blob: b7e4ffb09d691c93934e7b5a3a01cfc9116e712e [file] [log] [blame]
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900[diff] [blame]1#
2# GPIO infrastructure and drivers
3#
4
5menu "GPIO Support"
6
Masahiro Yamada57ad8ee2014-10-23 22:26:09 +0900[diff] [blame]7config DM_GPIO
8 bool "Enable Driver Model for GPIO drivers"
9 depends on DM
10 help
Simon Glassd8b771d2015-02-05 21:41:35 -0700[diff] [blame]11 Enable driver model for GPIO access. The standard GPIO
12 interface (gpio_get_value(), etc.) is then implemented by
13 the GPIO uclass. Drivers provide methods to query the
14 particular GPIOs that they provide. The uclass interface
15 is defined in include/asm-generic/gpio.h.
Albert ARIBAUD \(3ADEV\)eb135ad2015-03-31 11:40:46 +0200[diff] [blame]16
Thomas Choufb1a4bf2015-10-21 21:33:45 +0800[diff] [blame]17config ALTERA_PIO
18 bool "Altera PIO driver"
19 depends on DM_GPIO
20 help
21 Select this to enable PIO for Altera devices. Please find
22 details on the "Embedded Peripherals IP User Guide" of Altera.
23
Álvaro Fernández Rojase9301112017-05-07 20:09:30 +0200[diff] [blame]24config BCM6345_GPIO
25 bool "BCM6345 GPIO driver"
26 depends on DM_GPIO && ARCH_BMIPS
27 help
28 This driver supports the GPIO banks on BCM6345 SoCs.
29
Marek Vasut12a8d792015-06-23 15:54:19 +0200[diff] [blame]30config DWAPB_GPIO
31 bool "DWAPB GPIO driver"
32 depends on DM && DM_GPIO
33 default n
34 help
35 Support for the Designware APB GPIO driver.
36
Wenyou Yangad054482017-03-23 12:46:19 +0800[diff] [blame]37config AT91_GPIO
38 bool "AT91 PIO GPIO driver"
39 depends on DM_GPIO
40 default n
41 help
42 Say yes here to select AT91 PIO GPIO driver. AT91 PIO
43 controller manages up to 32 fully programmable input/output
44 lines. Each I/O line may be dedicated as a general-purpose
45 I/O or be assigned to a function of an embedded peripheral.
46 The assignment to a function of an embedded peripheral is
47 the responsibility of AT91 Pinctrl driver. This driver is
48 responsible for the general-purpose I/O.
49
Wenyou Yang5a09d132015-11-04 14:25:13 +0800[diff] [blame]50config ATMEL_PIO4
51 bool "ATMEL PIO4 driver"
Wenyou Yang0b971522016-07-20 17:16:26 +0800[diff] [blame]52 depends on DM_GPIO
Wenyou Yang5a09d132015-11-04 14:25:13 +0800[diff] [blame]53 default n
54 help
55 Say yes here to support the Atmel PIO4 driver.
56 The PIO4 is new version of Atmel PIO controller, which manages
57 up to 128 fully programmable input/output lines. Each I/O line
58 may be dedicated as a general purpose I/O or be assigned to
59 a function of an embedded peripheral.
60
Simon Glass52c365f2016-03-11 22:07:27 -0700[diff] [blame]61config INTEL_BROADWELL_GPIO
62 bool "Intel Broadwell GPIO driver"
63 depends on DM
64 help
65 This driver supports Broadwell U devices which have an expanded
66 GPIO feature set. The difference is large enough to merit a separate
67 driver from the common Intel ICH6 driver. It supports a total of
68 95 GPIOs which can be configured from the device tree.
69
Bin Mengce9d1b02017-07-30 06:23:28 -0700[diff] [blame]70config INTEL_ICH6_GPIO
71 bool "Intel ICH6 compatible legacy GPIO driver"
72 depends on DM_GPIO
73 help
74 Say yes here to select Intel ICH6 compatible legacy GPIO driver.
75
Peng Fanc5f49862017-02-22 16:21:45 +0800[diff] [blame]76config IMX_RGPIO2P
77 bool "i.MX7ULP RGPIO2P driver"
78 depends on DM
79 default n
80 help
81 This driver supports i.MX7ULP Rapid GPIO2P controller.
82
Eugeniy Paltsev92d32fc2017-10-16 16:21:32 +0300[diff] [blame]83config HSDK_CREG_GPIO
84 bool "HSDK CREG GPIO griver"
Alexey Brodkin72593382017-12-10 20:55:44 +0300[diff] [blame]85 depends on DM_GPIO
Eugeniy Paltsev92d32fc2017-10-16 16:21:32 +0300[diff] [blame]86 default n
87 help
88 This driver supports CREG GPIOs on Synopsys HSDK SOC.
89
Albert ARIBAUD \(3ADEV\)eb135ad2015-03-31 11:40:46 +0200[diff] [blame]90config LPC32XX_GPIO
91 bool "LPC32XX GPIO driver"
92 depends on DM
93 default n
94 help
95 Support for the LPC32XX GPIO driver.
Simon Glass084a3fe2015-03-06 13:19:01 -0700[diff] [blame]96
Mateusz Kulikowskia1b3ae92016-03-31 23:12:15 +0200[diff] [blame]97config MSM_GPIO
98 bool "Qualcomm GPIO driver"
99 depends on DM_GPIO
100 default n
101 help
102 Support GPIO controllers on Qualcomm Snapdragon family of SoCs.
103 This controller have single bank (default name "soc"), every
104 gpio has it's own set of registers.
105 Only simple GPIO operations are supported (get/set, change of
106 direction and checking pin function).
107 Supported devices:
108 - APQ8016
109 - MSM8916
110
Adam Fordb413c452018-02-04 09:32:43 -0600[diff] [blame]111config MXC_GPIO
112 bool "Freescale/NXP MXC UART driver"
113 help
114 Support GPIO controllers on various i.MX platforms
115
Tom Rinifd36c192017-05-12 22:33:21 -0400[diff] [blame]116config OMAP_GPIO
117 bool "TI OMAP GPIO driver"
118 depends on ARCH_OMAP2PLUS
119 default y
120 help
121 Support GPIO controllers on the TI OMAP3/4/5 and related (such as
122 AM335x/AM43xx/AM57xx/DRA7xx/etc) families of SoCs.
123
Simon Glassa9e7f2c2017-08-04 16:34:32 -0600[diff] [blame]124config CMD_PCA953X
125 bool "Enable the pca953x command"
126 help
127 Deprecated: This should be converted to driver model.
128
129 This command provides access to a pca953x GPIO device using the
130 legacy GPIO interface. Several subcommands are provided which mirror
131 the standard 'gpio' command. It should use that instead.
132
Mateusz Kulikowski15a58532016-03-31 23:12:31 +0200[diff] [blame]133config PM8916_GPIO
134 bool "Qualcomm PM8916 PMIC GPIO/keypad driver"
135 depends on DM_GPIO && PMIC_PM8916
136 help
137 Support for GPIO pins and power/reset buttons found on
138 Qualcomm PM8916 PMIC.
139 Default name for GPIO bank is "pm8916".
140 Power and reset buttons are placed in "pm8916_key" bank and
141 have gpio numbers 0 and 1 respectively.
142
Vignesh R0caf07c2016-08-02 10:14:24 +0530[diff] [blame]143config PCF8575_GPIO
144 bool "PCF8575 I2C GPIO Expander driver"
145 depends on DM_GPIO && DM_I2C
146 help
147 Support for PCF8575 I2C 16-bit GPIO expander. Most of these
148 chips are from NXP and TI.
149
Marek Vasutfefed7a2017-09-15 21:13:56 +0200[diff] [blame]150config RCAR_GPIO
151 bool "Renesas RCar GPIO driver"
152 depends on DM_GPIO && ARCH_RMOBILE
153 help
154 This driver supports the GPIO banks on Renesas RCar SoCs.
155
Simon Glass8fa4d5a2015-08-30 16:55:27 -0600[diff] [blame]156config ROCKCHIP_GPIO
157 bool "Rockchip GPIO driver"
158 depends on DM_GPIO
159 help
160 Support GPIO access on Rockchip SoCs. The GPIOs are arranged into
161 a number of banks (different for each SoC type) each with 32 GPIOs.
162 The GPIOs for a device are defined in the device tree with one node
163 for each bank.
164
Simon Glass084a3fe2015-03-06 13:19:01 -0700[diff] [blame]165config SANDBOX_GPIO
166 bool "Enable sandbox GPIO driver"
167 depends on SANDBOX && DM && DM_GPIO
168 help
169 This driver supports some simulated GPIOs which can be adjusted
170 using 'back door' functions like sandbox_gpio_set_value(). Then the
171 GPIOs can be inspected through the normal get_get_value()
172 interface. The purpose of this is to allow GPIOs to be used as
173 normal in sandbox, perhaps with test code actually driving the
174 behaviour of those GPIOs.
175
176config SANDBOX_GPIO_COUNT
177 int "Number of sandbox GPIOs"
178 depends on SANDBOX_GPIO
179 default 128
180 help
181 The sandbox driver can support any number of GPIOs. Generally these
182 are specified using the device tree. But you can also have a number
183 of 'anonymous' GPIOs that do not belong to any device or bank.
184 Select a suitable value depending on your needs.
Bhuvanchandra DV6d236aa2015-06-01 18:37:16 +0530[diff] [blame]185
Vipul Kumar06905872018-02-28 11:32:22 +0530[diff] [blame]186config XILINX_GPIO
187 bool "Xilinx GPIO driver"
188 help
189 This config enable the Xilinx GPIO driver for Microblaze.
190
Simon Glass35432062017-08-04 16:34:54 -0600[diff] [blame]191config CMD_TCA642X
192 bool "tca642x - Command to access tca642x state"
193 help
194 DEPRECATED - This needs conversion to driver model
195
196 This provides a way to looking at the pin state of this device.
197 This mirrors the 'gpio' command and that should be used in preference
198 to custom code.
199
Stephen Warrenaf974be2016-05-12 12:07:41 -0600[diff] [blame]200config TEGRA_GPIO
201 bool "Tegra20..210 GPIO driver"
202 depends on DM_GPIO
203 help
204 Support for the GPIO controller contained in NVIDIA Tegra20 through
205 Tegra210.
206
Stephen Warren0c5403f2016-05-25 14:38:51 -0600[diff] [blame]207config TEGRA186_GPIO
208 bool "Tegra186 GPIO driver"
209 depends on DM_GPIO
210 help
211 Support for the GPIO controller contained in NVIDIA Tegra186. This
212 covers both the "main" and "AON" controller instances, even though
213 they have slightly different register layout.
214
Masahiro Yamada2dbca982016-02-16 17:03:48 +0900[diff] [blame]215config GPIO_UNIPHIER
216 bool "UniPhier GPIO"
217 depends on ARCH_UNIPHIER
218 help
219 Say yes here to support UniPhier GPIOs.
220
Bhuvanchandra DV6d236aa2015-06-01 18:37:16 +0530[diff] [blame]221config VYBRID_GPIO
222 bool "Vybrid GPIO driver"
223 depends on DM
224 default n
225 help
226 Say yes here to support Vybrid vf610 GPIOs.
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900[diff] [blame]227
Purna Chandra Mandal0ee99ca2016-01-28 15:30:13 +0530[diff] [blame]228config PIC32_GPIO
229 bool "Microchip PIC32 GPIO driver"
230 depends on DM_GPIO && MACH_PIC32
231 default y
232 help
233 Say yes here to support Microchip PIC32 GPIOs.
234
Vikas Manochaec8630a2017-04-10 15:02:57 -0700[diff] [blame]235config STM32F7_GPIO
236 bool "ST STM32 GPIO driver"
Patrick Delaunay85b53972018-03-12 10:46:10 +0100[diff] [blame]237 depends on DM_GPIO && (STM32 || ARCH_STM32MP)
Vikas Manochaec8630a2017-04-10 15:02:57 -0700[diff] [blame]238 default y
239 help
240 Device model driver support for STM32 GPIO controller. It should be
241 usable on many stm32 families like stm32f4 & stm32H7.
242 Tested on STM32F7.
243
Stefan Roesee0e70422016-02-12 13:46:50 +0100[diff] [blame]244config MVEBU_GPIO
245 bool "Marvell MVEBU GPIO driver"
246 depends on DM_GPIO && ARCH_MVEBU
247 default y
248 help
249 Say yes here to support Marvell MVEBU (Armada XP/38x) GPIOs.
250
Siva Durga Prasad Paladugud6d00822016-03-10 16:27:39 +0530[diff] [blame]251config ZYNQ_GPIO
252 bool "Zynq GPIO driver"
Siva Durga Prasad Paladugu3c1107e2016-03-10 16:27:44 +0530[diff] [blame]253 depends on DM_GPIO && (ARCH_ZYNQ || ARCH_ZYNQMP)
Siva Durga Prasad Paladugud6d00822016-03-10 16:27:39 +0530[diff] [blame]254 default y
255 help
256 Supports GPIO access on Zynq SoC.
257
Peng Fan28b4a1c2016-05-03 10:02:23 +0800[diff] [blame]258config DM_74X164
259 bool "74x164 serial-in/parallel-out 8-bits shift register"
260 depends on DM_GPIO
261 help
262 Driver for 74x164 compatible serial-in/parallel-out 8-outputs
263 shift registers, such as 74lv165, 74hc595.
264 This driver can be used to provide access to more gpio outputs.
265
Peng Fanca675072016-04-14 21:45:06 +0800[diff] [blame]266config DM_PCA953X
267 bool "PCA95[357]x, PCA9698, TCA64xx, and MAX7310 I/O ports"
268 depends on DM_GPIO
269 help
270 Say yes here to provide access to several register-oriented
271 SMBus I/O expanders, made mostly by NXP or TI. Compatible
272 models include:
273
274 4 bits: pca9536, pca9537
275
276 8 bits: max7310, max7315, pca6107, pca9534, pca9538, pca9554,
277 pca9556, pca9557, pca9574, tca6408, xra1202
278
279 16 bits: max7312, max7313, pca9535, pca9539, pca9555, pca9575,
280 tca6416
281
282 24 bits: tca6424
283
284 40 bits: pca9505, pca9698
285
286 Now, max 24 bits chips and PCA953X compatible chips are
287 supported
mario.six@gdsys.cc5b59a352016-05-25 15:15:20 +0200[diff] [blame]288
Mario Sixd006f682018-01-15 11:07:48 +0100[diff] [blame]289config MPC8XXX_GPIO
290 bool "Freescale MPC8XXX GPIO driver"
mario.six@gdsys.cc5b59a352016-05-25 15:15:20 +0200[diff] [blame]291 depends on DM_GPIO
292 help
Mario Sixd006f682018-01-15 11:07:48 +0100[diff] [blame]293 This driver supports the built-in GPIO controller of MPC8XXX CPUs.
mario.six@gdsys.cc5b59a352016-05-25 15:15:20 +0200[diff] [blame]294 Each GPIO bank is identified by its own entry in the device tree,
295 i.e.
296
297 gpio-controller@fc00 {
298 #gpio-cells = <2>;
299 compatible = "fsl,pq3-gpio";
300 reg = <0xfc00 0x100>
301 }
302
303 By default, each bank is assumed to have 32 GPIOs, but the ngpios
304 setting is honored, so the number of GPIOs for each bank is
305 configurable to match the actual GPIO count of the SoC (e.g. the
306 32/32/23 banks of the P1022 SoC).
307
mario.six@gdsys.cc7b4cf8b2016-05-25 15:15:22 +0200[diff] [blame]308 Aside from the standard functions of input/output mode, and output
309 value setting, the open-drain feature, which can configure individual
310 GPIOs to work as open-drain outputs, is supported.
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900[diff] [blame]311endmenu