blob: 110de9092213995dbee9a50c4cdca4810643c606 [file] [log] [blame]
Michal Simekeb1dfa72013-02-04 12:38:59 +01001/*
2 * Copyright (c) 2013 Xilinx Inc.
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Michal Simekeb1dfa72013-02-04 12:38:59 +01005 */
6
7#ifndef _SYS_PROTO_H_
8#define _SYS_PROTO_H_
9
10extern void zynq_slcr_lock(void);
11extern void zynq_slcr_unlock(void);
12extern void zynq_slcr_cpu_reset(void);
Michal Simekd9f2c112012-10-15 14:01:23 +020013extern void zynq_slcr_gem_clk_setup(u32 gem_id, u32 rclk, u32 clk);
Michal Simek15d654c2013-04-22 15:43:02 +020014extern void zynq_slcr_devcfg_disable(void);
15extern void zynq_slcr_devcfg_enable(void);
16extern u32 zynq_slcr_get_idcode(void);
Michal Simekf5ff7bc2013-06-17 14:37:01 +020017extern void zynq_ddrc_init(void);
Michal Simekeb1dfa72013-02-04 12:38:59 +010018
Michal Simek0dd222b2013-04-22 14:56:49 +020019/* Driver extern functions */
20extern int zynq_sdhci_init(u32 regbase);
21
Michal Simekeb1dfa72013-02-04 12:38:59 +010022#endif /* _SYS_PROTO_H_ */