blob: 270f325a55e2e723f7f1c494a9a9ade40c46491f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02002/*
3 * USB armory MkI board configuration settings
4 * http://inversepath.com/usbarmory
5 *
6 * Copyright (C) 2015, Inverse Path
7 * Andrej Rosano <andrej@inversepath.com>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02008 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
Gong Qianyu52de2e52015-10-26 19:47:42 +080013#define CONFIG_SYS_FSL_CLK
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020014
15#include <asm/arch/imx-regs.h>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020016
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020017/* U-Boot environment */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020018#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
19#define CONFIG_ENV_SIZE (8 * 1024)
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020020#define CONFIG_SYS_MMC_ENV_DEV 0
21
22/* U-Boot general configurations */
23#define CONFIG_SYS_CBSIZE 512
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020024
25/* UART */
26#define CONFIG_MXC_UART
27#define CONFIG_MXC_UART_BASE UART1_BASE
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020028
29/* SD/MMC */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020030#define CONFIG_SYS_FSL_ESDHC_ADDR 0
31#define CONFIG_SYS_FSL_ESDHC_NUM 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020032
33/* USB */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020034#define CONFIG_USB_EHCI_MX5
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020035#define CONFIG_MXC_USB_PORT 1
36#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
37#define CONFIG_MXC_USB_FLAGS 0
38
39/* I2C */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020040#define CONFIG_SYS_I2C
41#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020042#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
43#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020044
45/* Fuse */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020046#define CONFIG_FSL_IIM
47
Andrej Rosanof079e0d2016-06-20 17:21:48 +020048/* U-Boot memory offsets */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020049#define CONFIG_LOADADDR 0x72000000
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020050#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Andrej Rosanof079e0d2016-06-20 17:21:48 +020051
52/* Linux boot */
Mario Six790d8442018-03-28 14:38:20 +020053#define CONFIG_HOSTNAME "usbarmory"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020054#define CONFIG_BOOTCOMMAND \
55 "run distro_bootcmd; " \
56 "setenv bootargs console=${console} ${bootargs_default}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020057 "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020058 "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020059 "bootz ${kernel_addr_r} - ${fdt_addr_r}"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020060
61#define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0)
62
63#include <config_distro_bootcmd.h>
64
65#define MEM_LAYOUT_ENV_SETTINGS \
66 "kernel_addr_r=0x70800000\0" \
67 "fdt_addr_r=0x71000000\0" \
68 "scriptaddr=0x70800000\0" \
69 "pxefile_addr_r=0x70800000\0" \
70 "ramdisk_addr_r=0x73000000\0"
71
72#define CONFIG_EXTRA_ENV_SETTINGS \
73 MEM_LAYOUT_ENV_SETTINGS \
74 "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \
75 "fdtfile=imx53-usbarmory.dtb\0" \
76 "console=ttymxc0,115200\0" \
77 BOOTENV
78
Andrej Rosanobab77d02016-06-20 17:21:49 +020079#ifndef CONFIG_CMDLINE
Andrej Rosanobab77d02016-06-20 17:21:49 +020080#define USBARMORY_FIT_PATH "/boot/usbarmory.itb"
81#define USBARMORY_FIT_ADDR "0x70800000"
82#endif
83
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020084/* Physical Memory Map */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020085#define PHYS_SDRAM CSD0_BASE_ADDR
86#define PHYS_SDRAM_SIZE (gd->ram_size)
87
88#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
89#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
90#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
91
92#define CONFIG_SYS_INIT_SP_OFFSET \
93 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
94#define CONFIG_SYS_INIT_SP_ADDR \
95 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
96
97#define CONFIG_SYS_MEMTEST_START 0x70000000
98#define CONFIG_SYS_MEMTEST_END 0x90000000
99
100#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
101
102#endif /* __CONFIG_H */